

# **IGLOO2 FPGA SRAM Initialization from eNVM**

### **Table of Contents**

References
Tools Required
Embedded SRAM Blocks in IGLOO2 FPGAs
IGLOO2 FPGA eNVM Controller for Data Storage
SRAM Initialization Reference Design
Fabric Master Design Example    4      Hardware Implementation    8
Customizing the Wrapper Interface
Conclusion
Appendix A - Design and Programming Files
List of Changes

### References

The following is a list of references used in IGLOO2 FPGA SRAM Initialization from eNVM application note. The references complement and help in understanding the relevant Microsemi<sup>®</sup> IGLOO<sup>®</sup>2 field programmable gate array (FPGA) device flows and features that are demonstrated in this document:

- IGLOO2 FPGA Fabric User Guide
- IGLOO2 FPGA High Speed Serial Interfaces User Guide
- SmartDebug Hardware Design Debug Tools Tutorial
- IGLOO2 Evaluation Kit

### Introduction

IGLOO<sup>®</sup>2 field programmable gate array (FPGA) devices have embedded static random access memory (SRAM) blocks in the fabric. There are two types of SRAM blocks in IGLOO2 FPGA fabric: Large SRAMs (LSRAMs) and Micro SRAMs (uSRAMs). LSRAMs are large SRAM blocks embedded in IGLOO2 FPGA fabric device, and are used for creating big FIFOs or storing large amount of data. In contrast to LSRAM blocks, the uSRAMs are small SRAM blocks embedded in IGLOO2 FPGA device. The LSRAM and uSRAM blocks are volatile memory types where the stored data disappears if the power goes off. After powering-up the device, the content of the SRAM is unknown. There are some applications which require the SRAM data to be initialized and validated after powering-up the device.

This application note explains the method for initializing LSRAM and uSRAM in IGLOO2 FPGA using a fabric master logic block. A design example is also provided in this application note. Figure 1-2 shows a block diagram of the design examples available in the application note. The SRAM initialization data is stored in eNVM during programming and after powering up the device. A fabric master block transfers the data from the eNVM to SRAM blocks. The reference designs use the SRAM block configured as a two-port memory, but this approach can be used for all the variations of LSRAM and uSRAM in the IGLOO2 FPGA device. The reference design is simulated and tested using IGLOO2 Evaluation kit.



## **Tools Required**

Table 1 lists the Reference Design Requirements and Details.

 Table 1 • Reference Design Requirements and Details

Reference Design Requirements and Details	Description					
Hardware Requirements						
<ul> <li>IGLOO2 Evaluation Kit</li> <li>12V Wall-Mounted Power Supply (provided along with the kit)</li> <li>FlashPro4 programmer (provided along with the kit)</li> <li>Device used &gt; M2GL010TS-1FGG484</li> </ul>	Rev C or later					
Host PC or Laptop	Any 64-bit Windows Operating System					
Software Requirements						
Libero <sup>®</sup> System-on-Chip (SoC)	11.3					

## Embedded SRAM Blocks in IGLOO2 FPGAs

This section describes the different fabric SRAM blocks that are available in various IGLOO2 devices and clarifies their differences.

Table 2 lists the different types of fabric SRAM blocks available in various IGLOO2 FPGA devices:

Features	M2GL005	M2GL010	M2GL025	M2GL050	M2GL090	M2GL100	M2GL150
LSRAM 18K Blocks	10	21	31	69	109	160	236
uSRAM 1K Blocks	11	22	34	72	112	160	240
Total RAM (KBits)	191	400	592	1314	2074	3040	4488

#### Table 2 • SRAM Blocks in Various IGLOO2 FPGA Devices

LSRAM blocks, as known as large SRAMs, can be configured as a dual-port SRAM or two-port SRAM. The LSRAM that is configured as the dual-port SRAM provides two independent access ports: Port A and Port B. In dual-port SRAM mode, data can be written to either or both the ports; also can be read from either or both the ports. Each port has its own address, data in, data out, clock, clock enable, and write enable. The LSRAM configured as two-port SRAM has Port A dedicated for read operations, and Port B dedicated for write operations. The read and write operations in LSRAM are performed in the Synchronous mode and require a clock edge.


uSRAM has two read ports (Port A and Port B) and one write port (Port C). The read operation can be performed in both synchronous and asynchronous modes. The write operation can be done only in synchronous mode. Refer to *IGLOO2 FPGA Fabric User's Guide* for more information.

The SRAM blocks support rich variations in size and features of memory blocks for IGLOO2 FPGA devices; however, these variations require changes when initializing the SRAM blocks for a specific implementation; these changes do not affect the fundamentals of the reference design. Therefore, the reference design in this application note uses the LSRAM block configured as two-port memory. Customizing the reference design for different feature and size of SRAM is discussed in the "Customizing the Wrapper Interface" section.

## IGLOO2 FPGA eNVM Controller for Data Storage

The design example uses the eNVM array in HPMS as the source of SRAM initialization. The flash memory block in the eNVM is used to store the SRAM initialization data, and the data is loaded to SRAM after powering-up the device. The eNVM Controller is an advanced high-performance bus (AHB) slave that provides access to eNVM. It converts the logical AHB addresses to physical eNVM addresses and allows commanding the eNVM to perform specific tasks such as read, write, and delete operations. Refer to "Embedded eNVM Controller" section in the *IGLOO2 FPGA High Performance Memory Subsystem User's Guide* for more information.

In the design examples, a data storage client is created to load the SRAM initialization, which is configured to be 64x8. Figure 1-1 shows the eNVM Configurator and the data storage client graphical user interface (GUI) in Libero SoC. To allow the eNVM data storage client for simulation, select the **Use Content for Simulation** check box.





# **SRAM Initialization Reference Design**

The reference design is described and analyzed in the following sections:

- Fabric Master Design Example—discusses the functionality, architecture, and operation of the design.
- Hardware Implementation—discusses the hardware implementations, and demonstrates the functionality of the code by running SmartDebug and looking at the SRAM content on IGLOO2 Evaluation Kit board.
- Customizing the Wrapper Interface—provides guidelines on how to instantiate, and how to use the reference design in the user design.

## Fabric Master Design Example

This section describes the functionality, architecture, and operation of the fabric master design example. The fabric master acts as an advanced peripheral bus v3 (APB3) master to read data from eNVM after power-up and load the fabric SRAM block. Figure 1-2 shows a top-level block diagram of the fabric master design example.




Figure 1-2 • Top Level Block Diagram



After the fabric master finishes the SRAM initialization, the APB3 wrapper interface asserts a section signal (SEL) to the muxing arbiter and switch the SRAM ports as user ports. And it also allows the user to read and write permissions to the SRAM blocks. The INIT\_DONE output of the reference design indicates the sequence of initialization done.

The SRAM block is configured as two-port memory with a depth of 64 and width of 8. This design implements an advanced peripheral bus 3 (APB3) slave wrapper interface on port A and port B of the SRAM block, and the APB3 wrapper is connected to HPMS. The user can also implement the AHB-lite wrapper instead of APB3 wrapper on the SRAM block and connect to HPMS. However, the APB3 interface is much simpler than the AHB-lite interface, and it is easy to create the design interface in the SRAM ports. The APB3 slave wrapper interface is connected to the HPMS through the CoreAPB3, CoreAHBLITETOAPB3, and CoreAHBLite and fabric interface controller (FIC\_0) interface as shown in Figure 1-2. FIC\_0 enables the connectivity between the fabric and HPMS, which is a part of HPMS. It performs a bridging functionality between the HPMS and FPGA fabric. It can either be configured in the AHB-lite mode or in the APB3 mode. In this design example, the FIC\_0 is configured in the AHB-lite mode so that the other AHB-lite blocks in the fabric can be connected to the HPMS through this FIC\_0 in real application.



### Fabric Master Block

The Fabric Master block acts as an AHB-lite master logic to read data from eNVM and write to SRAM. The AHB-lite master drives the address and controls the signals onto the bus after raising the edge of HCLK. If HREADY is in the low state, the AHB-lite master does not move to the next state. If HREADY is in the high state, the AHB-lite master goes to the data phase to perform the read or write operation. During data phase, if HREADY is low (AHB-lite slave wants to extend the data phase), the AHB-lite master must hold the data throughout extended cycles. The AHB-lite master reads or writes the data only after HREADY is in the high state.

Figure 1-3 shows the simplified state diagram of the fabric master.





Figure 1-3 • Fabric Master State Diagram



### **SRAM to APB3 Wrapper**

The SRAM to APB3 slave wrapper block allows connecting the SRAM block to the advanced microcontroller bus architecture (AMBA) APB3 bus system, shown in Figure 1-4.



#### Figure 1-4 • APB3 State Diagram

Following are the three states that explain the APB3 specifications:

- IDLE—default state for the peripheral bus.
- SETUP—when a transfer is required, the bus moves to this state where the appropriate select signal PSELx is asserted. The bus remains in this state for a complete clock cycle and always moves to the ACCESS state on the next rising edge of the clock.
  - **ACCESS**—asserts the PENABLE signal. The address, write, and select signals should be stabled during the transition from the SETUP to ACCESS state. The transition from the ACCESS state is controlled by the PREADY signal from the slave.
    - If PREADY is held low by the slave, the peripheral bus remains in the ACCESS state.
    - If PREADY is held high by the slave, no more transitions are required from the ACCESS state to the IDLE state. Alternatively, if another transition follows, and the bus moves directly to the SETUP state.

In the above design example, the wrapper logic generates the read and write operations enabled for SRAM using the PSEL, PWRITE, and PENABLE signals. The PREADY signal is used to insert wait state.



### **Status Output**

The ram\_init\_done output of the reference design indicates the sequence of initialization done. At powerup, the ram\_init\_done is asserted as low to indicate the start of initialization process. It remains low until the fabric master finishes reading the data from eNVM and writing to SRAM. The high ram init done output indicates the end of initialization process. Port A and Port B of the SRAM interface are available to the user for read and write operations.

### Interface Description for Fabric Master Design

Table 3 shows the top-level interface signal descriptions.

Signal	Direction	Description
raddr_user[4:0]	Input	User read address
rclk_user	Input	User read clock
rd_enable_user	Input	User read enable
rdata_user[7:0]	Output	User read data
waddr_user	Input	User write address
rdata_user[7:0]	Output	User read data
wclk_user	Input	User write c <mark>loc</mark> k
wdata_user[4:0]	Input	User write data
wr_enable_user	Input	User write enable
RESP_err[1:0]	Output	Ahb error response
ram_init_done	Output	Initialization complete
DEVRST_N	Input	Active Low reset
SEL	Output	Selection for RAM muxing logic (for debug only)
INT_OUT	Output	Interrupt for APB transaction (for debug only)
ahb_busy	Output	Fabric master status

Table 3 •	Top-Level	<b>Interface Signal</b>	Descriptions
-----------	-----------	-------------------------	--------------

## Hardware Implementation

The SRAM block is configured as two ports memory with a depth of 64 and a width of 8 in both the design examples. In addition, the design example uses a 50 Mhz RC OSC as a reference clock for the fabric phase-locked loop (PLL). The fabric PLL then generates a 100 Mhz clock that is used as the main system clock. Refer to "Appendix A - Design and Programming Files" section to download the design examples.



### **Simulating Reference Design**

The design file includes the test bench files to run simulation in the Libero SoC. Figure 1-5 shows the simulation waveform.

The simulation waveform has the following sequence:

- 1. Writing to eNVM Control Register to get access.
- 2. Checking the eNVM status register for "NVM ready/busy" bit.
- 3. Reading the eNVM data client.
- 4. Writing the data to SRAM.

	1 1 0 2 3 2 60080135 0000000 0000000 0 00000000 0											11111	TITLES.		ALC: I	1111200	
	0	0			_										47-		
	4																
Jone Lourent state	0 05	· * **	n mm					CONTRACTOR OF							-		
	0	0															
*	0 60000804	000000		000004 3cm								0024 2000					0131 30000
R. I.	10000010	10000000		e filhe						1444.00	100	_1111.co					HIDM
	60080120	60060120							_								
	600803fc 00010203	0000015			-					-				10-10 T			
	00010203	0000000	10001	1.10405	100091	20.041	10111-1	21415	11813		1963	19431		DC26	20111	19051	569I B
NUMBER OF BRIDE	1									$\leftarrow$							
wp_0PGK	1							<b>MILLING</b>			i in ainn						
ф_нгр_0/РЯЦ (6_нгр_0/РАССК	1		<u> </u>		mn	_nm_		<u> </u>		- Inter-	_m_	_mm_	_mm_	, nnn	_mn_	mm	nm
A HTP OPPACE		<u>8</u>			1112	1110				11102	1111	1111	1111	1111	1112	1111	111200-1
b_wp_0PHR2TE	ĩ		î						100	.m.				0000	000	1000	
D_HP_OPHOATA	80	00	11100		11116	- III Not	/ IIIIIa	THE		IIIIk	111124	111124	111124	1111h	IIIDe	111104	1111be
ATAGPRO, GNL	80	20															
b_wp_0/PSLVERR b_wp_0/PSLVERR	12																
озирданског	•																
	1			u su i nasu y		<b>INCOME</b>		NUMBER							105111100	minnen	
b_wp_0/wadd	65	99	h	- 1118/	anne	400	TILIP	mp	TITUE	IIII	_mma;	111.10	111126	11113	ma	tuns	THE
o_urp_0/wr_enable	ů	20		0 1118-			000	111104	11100	11118	11100	11124	100		111150	ILUM .	11110
b_wp_0/nem_data_in b_wp_0/rdk	ĩ					11118	1.135								111120	111104	
urp_0/d_enable	9																
	and the second se		1000	TITRO	IIII.	THE	LUDI	111142	11116	IIII	111124	111122	11126	100.2	11139	11110	11116
5.949_57469	69																
too, also, men data put	80	00 00															
in jurp () add in jurp () hen data jout in jurp () fan in jurp () fall	63 60 6	00 02 0		m	(1)18	um.	nns	11100	11100	ma	11116	TIDE	11100	11120	10100	me	ime

Figure 1-5 • Fabric Master Design Example Waveform





### **Running the Design**

The following procedure describes running the fabric master design example in IGLOO2 Evalation Kit board:

- 1. Open the design example in Libero v11.3 or newer version. Refer to software release notes for updating the design example.
- 2. Program the IGLOO2 FPGA device in IGLOO2 Evaluation Kit with the provided STAPL file using the FlashPro4 and power cycle board. And then connect the USB to PC. Refer to "Appendix A Design and Programming Files" section.
- 3. Open SmartDebug in Libero SOC and look at the SRAM content. The SRAM content should match with a data file that is loaded in eNVM via data client, as shown in Figure 1-6.

GA Array																						
Live Prob	es	Activ	/e Pro	bes	Mei	mory E	locks												K			
RAM_wit	th_wra	apper_	_0/SR/	AM_64	4x8_0	/SRAM	_64x8	3_0/S	RAM_	64x8_	SRAM	_64x8	3_0_TF	PSRAM	1_R00	CO/INS	it, 🔹		Read E	Block	V	Vrite Bloc
Memory	Block	Data															_	n N				
0000	000	001	002	003	004	005	006	007	008	009	00A	00B	00C	00D	00E	00F						
0010	010	011	012	013	014	015	016	017	018	019	01A	01B	01C	01D	01E	01F						
0020	020	021	022	023	024	025	026	027	028	029	02A	02B	02C	02D	02E	02F						
0030	030	031	032	033	034	035	036	037	038	039	03A	03B	03C	03D	03E	03F						
0040	011	111	138	0D4	104	0CD	1E3	0B6	110	133	194	188	081	1E0	100	191						
0050	02A	030	05E	168	1A4	181	161	0E6	180	1BA	003	0A1	121	0B6	139	10F						
0060	1CC	081	050	020	083	0D5	140	030	000	143	14E	130	0BC	1B1	164	098						


Figure 1-6 • HyperTerminal Showing Design Example

Refer to SmartDebug–Hardware Design Debug Tools Tutorial for detailed information on running SmartDebug to view the SRAM content.

## **Customizing the Wrapper Interface**

This section describes how to customize SRAM initialization block. The RAM\_with\_wrapper block presented in the design example can be modified based on the user SRAM configuration. In addition, the fabric master code needs to be modified based on the user SRAM settings. Figure 1-7 shows the RAM\_with\_wrapper block.Following are the three blocks:

- SRAM64x8\_0: Two-port SRAM block with depth 64 and width 8
- mem\_apb\_wrp\_0: Creates APB3 wrapper on SRAM port
- mux\_blk\_0: Creates the muxing arbiter



#### Figure 1-7 • RAM\_with\_wrapper Block

Depending on the user SRAM block configuration, the SRAM64x8\_0 setting needs to be updated. In addition, the DATA\_WIDTH and ADDR\_WIDTH parameter in mem\_apb\_wrp, and mux\_blk file should be modified according to the user's design requirement and the blocks should be re-connected, if needed.

Note: The wrapper interface that is used in the design example supports up to 32-bit DATA\_WIDTH.

### Conclusion

IGLOO2 FPGA devices have embedded SRAM blocks, which allow the user to store and read the data effectively. The design example shows how the SRAM blocks in IGLOO2 FPGA fabric can be initialized after power-up. It uses an eNVM to initialize the SRAM after power-up. The eNVM can also be updated using programming, flash loader, or by writing to eNVM, if needed. This application note presents an interface that can be instantiated into the user's design, performing the initialization at power-up. The reference design utilizes a very small portion of the FPGA logic for implementation, and does not affect the performance of the main design. The design example initializes a 64x8 SRAM block, but the SRAM block can be easily modified to support memory organizations of different width and depth.



# **Appendix A - Design and Programming Files**

You can download the design files from Microsemi SoC Products Group website: www.microsemi.com/soc/download/rsc/?f=M2GL AC421 DF

The design file consists of Libero Verilog, SoftConsole software project, and programming files (\*.stp) for IGLOO2 EVAL Kit. Refer to readme.txt file included in the design file for the directory structure and description.



# List of Changes

The following table lists the critical changes that are made in the current version:

Date	Changes	Page
Revision 1 (April, 2014)	Initial Draft	All



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 E-mail: sales.support@microsemi.com Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense and security, aerospace, and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs, and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif. and has approximately 3,400 employees globally. Learn more at **www.microsemi.com**.

© 2014 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.