# Synopsys FPGA Synthesis Attribute Reference Manual

January 2014



## **Copyright Notice and Proprietary Information**

Copyright © 2013 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

## **Right to Copy Documentation**

The license agreement with Synopsys permits licensee to make copies of the documentation for its internal use only.

Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any. Licensee must assign sequential numbers to all copies. These copies shall contain the following legend on the cover page:

"This document is duplicated with the permission of Synopsys, Inc., for the exclusive use of \_\_\_\_\_\_ and its employees. This is copy number \_\_\_\_\_\_."

## **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

## Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

## **Registered Trademarks (®)**

Synopsys, AEON, AMPS, Astro, Behavior Extracting Synthesis Technology, Cadabra, CATS, Certify, CHIPit, CoMET, CODE V, Design Compiler, DesignWare, EMBED-IT!, Formality, Galaxy Custom Designer, Global Synthesis, HAPS, HapsTrak, HDL Analyst, HSIM, HSPICE, Identify, Leda, LightTools, MAST, METeor, ModelTools, NanoSim, NOVeA, OpenVera, ORA, PathMill, Physical Compiler, PrimeTime, SCOPE, Simply Better Results, SiVL, SNUG, SolvNet, Sonic Focus, STAR Memory System, Syndicated, Synplicity, the Synplicity logo, Synplify, Synplify Pro, Synthesis Constraints Optimization Environment, TetraMAX, UMRBus, VCS, Vera, and YIELDirector are registered trademarks of Synopsys, Inc.

## Trademarks (™)

AFGen, Apollo, ARC, ASAP, Astro-Rail, Astro-Xtalk, Aurora, AvanWaves, BEST, Columbia, Columbia-CE, Cosmos, CosmosLE, CosmosScope, CRITIC, CustomExplorer, CustomSim, DC Expert, DC Professional, DC Ultra, Design Analyzer, Design Vision, DesignerHDL, DesignPower, DFTMAX, Direct Silicon Access, Discovery, Eclypse, Encore, EPIC, Galaxy, HANEX, HDL Compiler, Hercules, Hierarchical Optimization Technology, High-performance ASIC Prototyping System, HSIMplus, i-Virtual Stepper, IICE, in-Sync, iN-Tandem, Intelli, Jupiter, Jupiter-DP, JupiterXT, JupiterXT-ASIC, Liberty, Libra-Passport, Library Compiler, Macro-PLUS, Magellan, Mars, Mars-Rail, Mars-Xtalk, Milkyway, ModelSource, Module Compiler, MultiPoint, ORAengineering, Physical Analyst, Planet, Planet-PL, Polaris, Power Compiler, Raphael, RippledMixer, Saturn, Scirocco, Scirocco-i, SiWare, Star-RCXT, Star-SimXT, StarRC, System Compiler, System Designer, Taurus, Total-Recall, TSUPREM-4, VCSi, VHDL Compiler, VMC, and Worksheet Buffer are trademarks of Synopsys, Inc.

:

## Service Marks (sm)

MAP-in, SVP Café, and TAP-in are service marks of Synopsys, Inc.

SystemC is a trademark of the Open SystemC Initiative and is used under license.

ARM and AMBA are registered trademarks of ARM Limited.

Saber is a registered trademark of SabreMark Limited Partnership and is used under license.

All other product or company names may be trademarks of their respective owners.

Printed in the U.S.A January 2014

# Contents

## **Chapter 1: Introduction**

| How Attributes and Directives are Specified       4         The SCOPE Attributes Tab       4                |    |
|---|----|
| Summary of Attributes and Directives       7         Attribute and Directive Summary (Alphabetical)       7 |    |
| Summary of Global Attributes11  |    |
| alsloc  | 1  |
| alspin  |    |
| alspreserve   |    |
| black_box_pad_pin20   |    |
| black_box_tri_pins  |    |
| full_case   |    |
| loop_limit  |    |
| parallel_case   |    |
| pragma translate_off/pragma translate_on  |    |
| syn_allow_retiming  |    |
| syn_black_box   |    |
| syn_encoding  |    |
| syn_enum_encoding   |    |
| syn_global_buffers  |    |
| syn_hier  |    |
| syn_insert_buffer   |    |
| syn_isclock   |    |
| syn_keep  |    |
| syn_loc   |    |
| syn_looplimit   |    |
| syn_maxfan  |    |
| syn_multstyle   |    |
| syn_netlist_hierarchy   |    |
| syn_noarrayports  |    |
| syn_noclockbuf  |    |
| syn_noprune   | I. |

Copyright © 2013 Synopsys, Inc.

| syn_pad_type               |
|----------------------------|
| syn_preserve               |
| syn_probe                  |
| syn_radhardlevel141        |
| syn_ramstyle144            |
| syn_reference_clock149     |
| syn_replicate              |
| syn_resources              |
| syn_sharing159             |
| syn_state_machine164       |
| syn_tco< <i>n</i> >        |
| syn_tpd< <i>n</i> >        |
| syn_tristate               |
| syn_tsu< <i>n</i> >        |
| translate_off/translate_on |

:



# CHAPTER 1 Introduction

This document is part of a set that includes reference and procedural information for the Synopsys<sup>®</sup> Synplify Pro<sup>®</sup> FPGA synthesis tools.

This document describes the attributes and directives available in the synthesis tools. The attributes and directives let you direct the way a design is analyzed, optimized, and mapped during synthesis. Throughout the documentation, features and procedures described apply to all tools, unless specifically stated otherwise.

This chapter includes the following introductory information:

- How Attributes and Directives are Specified, on page 4
- Summary of Attributes and Directives, on page 7
- Summary of Global Attributes, on page 11

## How Attributes and Directives are Specified

By definition, *attributes* control mapping optimizations and *directives* control compiler optimizations. Because of this difference, directives must be entered directly in the HDL source code. Attributes can be entered either in the source code, in the SCOPE Attributes tab, or manually in a constraint file. For detailed procedures on different ways to specify attributes and directives, see Specifying Attributes and Directives, on page 87 in the User Guide.

Verilog files are case sensitive, so attributes and directives must be entered exactly as presented in the syntax descriptions. For more information about specifying attributes and directives using C-style and Verilog 2001 syntax, see Verilog Attribute and Directive Syntax, on page 366.

### The SCOPE Attributes Tab

This section describes how to enter attributes using the SCOPE Attributes tab. To use the SCOPE spreadsheet, use this procedure:

1. Start with a compiled design, then open the SCOPE window.

|   | Enabled | Object Type | Object            | Attribute      | Value | Val Type | Description             |   |
|---|---------|-------------|-------------------|----------------|-------|----------|-------------------------|---|
| 1 | •       | <any></any> | <global></global> | syn_noclockbuf | 1     | boolean  | Use normal input buffer |   |
| 2 | •       |             |                   |                |       |          |                         |   |
| 3 | •       |             |                   |                |       |          |                         |   |
| 4 | •       |             |                   |                |       |          |                         |   |
| 5 | •       |             |                   |                |       |          |                         |   |
| 6 |         |             |                   |                |       |          |                         |   |
| 7 |         |             |                   |                |       |          |                         |   |
| 8 |         |             |                   |                |       |          |                         | • |
|   |         | 1           | *****             | 1              | 1     |          | <b>۱</b> )              | ] |
|   |         |             |                   |                |       |          | Attributes              |   |

2. Scroll if needed and click the Attributes tab.

3. Click in the Attribute cell and use the pull-down menus to enter the appropriate attributes and their values.

The Attributes panel includes the following columns.

| Column      | Description   |  |
|-------------|---|--|
| Enabled     | (Required) Turn this on to enable the constraint.   |  |
| Object Type | Specifies the type of object to which the attribute is assigned. Choose from the pull-down list, to filter the available choices in the <b>Object</b> field.  |  |
| Object      | (Required) Specifies the object to which the attribute is<br>attached. This field is synchronized with the Attribute field,<br>so selecting an object here filters the available choices in<br>the Attribute field. You can also drag and drop an object<br>from the RTL or Technology view into this column.   |  |
| Attribute   | (Required) Specifies the attribute name. You can choose<br>from a pull-down list that includes all available attributes<br>for the specified technology. This field is synchronized with<br>the <b>Object</b> field. If you select an object first, the attribute<br>list is filtered. If you select an attribute first, the synthesis<br>tool filters the available choices in the <b>Object</b> field. You<br>must select an attribute before entering a value. |  |
| Value       | (Required) Specifies the attribute value. You must specify<br>the attribute first. Clicking in the column displays the<br>default value; a drop-down arrow lists available values<br>where appropriate.   |  |
| Val Type    | Specifies the kind of value for the attribute. For example, string or boolean.  |  |
| Description | Contains a one-line description of the attribute.   |  |
| Comment     | Contains any comments you want to add about the attributes.   |  |

For more details on how to use the Attributes panel of the SCOPE spreadsheet, see Specifying Attributes Using the SCOPE Editor, on page 90 in the User Guide.

When you use the SCOPE spreadsheet to create and modify a constraint file, the proper define\_attribute or define\_global\_attribute statement is automatically generated for the constraint file. The following shows the syntax for these statements as they appear in the constraint file.

define\_attribute {object} attributeName {value}

define\_global\_attribute attributeName {value}

| object        | The design object, such as module, signal, input, instance, port, or wire name. The object naming syntax varies, depending on whether your source code is in Verilog or VHDL format. See syn_black_box, on page 37 for details about the syntax conventions. If you have mixed input files, use the object naming syntax appropriate for the format in which the object is defined. Global attributes, since they apply to an entire design, do not use an <i>object</i> argument. |
|---------------|--|
| attributeName | The name of the synthesis attribute. This must be an attribute,<br>not a directive, as directives are not supported in constraint files.   |
| value         | String, integer, or boolean value.   |

See Summary of Global Attributes, on page 11 for more details on specifying global attributes in the synthesis environment.

## Summary of Attributes and Directives

The following section summarizes the synthesis attributes and directives:

• Attribute and Directive Summary (Alphabetical), on page 7

For detailed descriptions of individual attributes and directives, see the individual attributes and directives, which are listed in alphabetical order.

## Attribute and Directive Summary (Alphabetical)

The following table summarizes the synthesis attributes and directives. For detailed descriptions of each one, you can find them listed in alphabetical order.

| Attribute/Directive | Description   | Default |
|---------------------|---|---------|
| alsloc              | Preserves relative placement in<br>Microsemi designs.   |         |
| alspin              | Assigns scalar or bus ports to I/O<br>pin numbers in Microsemi<br>designs.  |         |
| alspreserve         | Specifies nets that must be<br>preserved by the Microsemi<br>place-and-route tool.  |         |
| black_box_pad_pin   | Specifies that a pin on a black box<br>is an I/O pad. It is applied to a<br>component, architecture, or<br>module, with a value that specifies<br>the set of pins on the module or<br>entity.     |         |
| black_box_tri_pins  | Specifies that a pin on a black box<br>is a tristate pin. It is applied to a<br>component, architecture, or<br>module, with a value that specifies<br>the set of pins on the module or<br>entity. |         |
| full_case           | Specifies that a Verilog case<br>statement has covered all possible<br>cases.   |         |

| Attribute/Directive                         | Description  | Default                          |
|---|--|----------------------------------|
| loop_limit                                  | Specifies a loop iteration limit for for loops.  |                                  |
| parallel_case                               | Specifies a parallel multiplexed<br>structure in a Verilog case<br>statement, rather than a<br>priority-encoded structure.             |                                  |
| pragma translate_off/pragma<br>translate_on | Specifies sections of code to<br>exclude from synthesis, such as<br>simulation-specific code.  |                                  |
| syn_allow_retiming                          | Determines whether registers may<br>be moved across combinational<br>logic to improve performance in<br>devices that support retiming. |                                  |
| syn_black_box                               | Defines a black box for synthesis.   |                                  |
| syn_encoding                                | Specifies the encoding style for state machines.   | Based on<br>number of<br>states. |
| syn_enum_encoding                           | Specifies the encoding style for enumerated types (VHDL only).   |                                  |
| syn_global_buffers                          | Determines the number of global buffers available.   |                                  |
| syn_hier                                    | Determines hierarchical control<br>across module or component<br>boundaries.   | soft                             |
| syn_insert_buffer                           | Inserts a clock buffer according to the specified value.   |                                  |
| syn_isclock                                 | Specifies that a black-box input<br>port is a clock, even if the name<br>does not indicate it is one.                                  |                                  |
| syn_keep                                    | Prevents the internal signal from being removed during synthesis.  |                                  |
| syn_loc                                     | Specifies pin locations for I/O pins<br>and cores, and forward-annotates<br>this information to the<br>place-and-route tool.           |                                  |

| Attribute/Directive   | Description   | Default    |
|-----------------------|---|------------|
| syn_looplimit         | Specifies a loop iteration limit for while loops.   |            |
| syn_maxfan            | Overrides the default fanout guide<br>for an individual input port, net,<br>or register output.           |            |
| syn_multstyle         | Determines how multipliers are implemented.   | block_mult |
| syn_netlist_hierarchy | Controls hierarchy generation in EDIF output files  | 1          |
| syn_noarrayports      | Specifies ports as individual signals or bus arrays.  | 1          |
| syn_noclockbuf        | Disables automatic clock buffer insertion.  | 0          |
| syn_noprune           | Controls the automatic removal of instances that have outputs that are not driven.                        |            |
| syn_pad_type          | Specifies an I/O buffer standard for certain technology families.   |            |
| syn_preserve          | Preserves registers that can be<br>optimized due to redundancy or<br>constraint propagation.              |            |
| syn_probe             | Adds probe points for testing and debugging.  |            |
| syn_radhardlevel      | Specifies the radiation-resistant design technique to use.  |            |
| syn_ramstyle          | Determines how RAMs are implemented.  | registers  |
| syn_reference_clock   | Specifies a clock frequency other<br>than that implied by the signal on<br>the clock pin of the register. |            |
| syn_replicate         | Controls replication, either globally or on registers.  | 0          |
| syn_resources         | Specifies resources used in black boxes.  |            |

| Attribute/Directive        | Description   | Default |
|----------------------------|---|---------|
| syn_sharing                | Enables/disables resource<br>sharing of operators inside a<br>module.   |         |
| syn_state_machine          | Determines if the FSM Compiler<br>extracts a structure as a state<br>machine.   |         |
| syn_tco <n></n>            | Defines timing clock to output delay through a black box. The $n$ indicates a value between 1 and 10.                 |         |
| syn_tpd <n></n>            | Specifies timing propagation for combinational delay through a black box. The $n$ indicates a value between 1 and 10. |         |
| syn_tristate               | Specifies that a black-box pin is a tristate pin.   |         |
| syn_tsu <n></n>            | Specifies the timing setup delay for input pins, relative to the clock. The $n$ indicates a value between 1 and 10.   |         |
| translate_off/translate_on | Generates clock enable pins for registers.  | 1       |
| translate_off/translate_on | Specifies sections of code to<br>exclude from synthesis, such as<br>simulation-specific code.                         |         |

## Summary of Global Attributes

Design attributes in the synthesis environment can be defined either globally, (values are applied to all objects of the specified type in the design), or locally, values are applied only to the specified design object (module, view, port, instance, clock, and so on). When an attribute is set both globally and locally on a design object, the local specification overrides the global specification for the object.

In general, the syntax for specifying a global attribute in a constraint file is:

#### define\_global\_attribute attribute\_name {value}

The table below contains a list of attributes that can be specified globally in the synthesis environment.

For complete descriptions of any of the attributes listed below, see Summary of Attributes and Directives, on page 7.

| Global Attribute      | Can Also Be<br>Set On Design<br>Objects |
|-----------------------|---|
| syn_allow_retiming    | x                                       |
| syn_hier              | Х                                       |
| syn_multstyle         | Х                                       |
| syn_netlist_hierarchy |   |
| syn_noarrayports      |   |
| syn_noclockbuf        | Х                                       |
| syn_ramstyle          | Х                                       |
| syn_replicate         | Х                                       |
|                       |   |



All attributes and directives supported for synthesis are listed in alphabetical order. Each command includes syntax, option and argument descriptions, and examples. You can apply attributes and directives globally or locally on a design object.

•

## alsloc

*Attribute; Microsemi*. Preserves relative placements of macros and IP blocks in the Microsemi Designer place-and-route tool. The alsloc attribute has no effect on synthesis, but is passed directly to Microsemi Designer.

#### **Constraint File Syntax and Example**

#### define\_attribute {object} alsloc {location}

In the attribute syntax, *object* is the name of a macro or IP block and *location* is the row-column address of the macro or IP block.

Following is an example of setting alsloc on a macro (u1).

```
define_attribute {u1} alsloc {R15C6}
```

#### Verilog Syntax and Example

```
object /* synthesis alsloc = "location" */;
```

Where *object* is a macro or IP block and *location* is the row-column string. For example:

```
module test(in1, in2, in3, clk, q);
input in1, in2, in3, clk;
output q;
wire out1 /* synthesis syn keep = 1 */, out2;
and2a u1 (.A (in1), .B (in2), .Y (out1))
           /* synthesis alsloc="R15C6" */;
assign out2 = out1 & in3;
df1 u2 (.D (out2), .CLK (clk), .Q (q))
            /* synthesis alsloc="R35C6" */;
endmodule
module and2a(A, B, Y); // synthesis syn black box
input A, B;
output Y;
endmodule
module df1(D, CLK, Q); // synthesis syn black box
input D, CLK;
output Q;
endmodule
```

#### **VHDL Syntax and Example**

attribute alsloc of object : label is "location" ;

Where *object* is a macro or IP block and *location* is the row-column string. See VHDL Attribute and Directive Syntax, on page 554 for different ways to specify VHDL attributes and directives.

```
library IEEE;
use IEEE.std logic 1164.all;
entity test is
port (in1, in2, in3, clk : in std logic;
      q : out std logic);
end test;
architecture rtl of test is
signal out1, out2 : std logic;
component AND2A
port (A, B : in std logic;
      Y : out std logic);
end component;
component df1
port (D, CLK : in std logic;
      Q : out std logic);
end component;
attribute syn keep : boolean;
attribute syn keep of out1 : signal is true;
attribute alsloc: string;
attribute alsloc of U1: label is "R15C6";
attribute alsloc of U2: label is "R35C6";
attribute syn black box : boolean;
attribute syn black box of AND2A, df1 : component is true;
begin
U1: AND2A port map (A \Rightarrow in1, B \Rightarrow in2, Y \Rightarrow out1);
out2 <= in3 and out1;
U2: df1 port map (D => out2, CLK => clk, Q => q);
end rtl;
```

## alspin

*Attribute; Microsemi.* The alspin attribute assigns the scalar or bus ports of the design to Microsemi I/O pin numbers (pad locations). Refer to the Microsemi databook for valid pin numbers. If you want to use alspin for bus ports or for slices of bus ports, you must also use the syn\_noarrayports attribute. See *Specifying Locations for Microsemi Bus Ports, on page 487* of the *User Guide* for information on assigning pin numbers to buses and slices.

#### **Constraint File Syntax and Example**

#### define\_attribute {port\_name} alspin {pin\_number}

In the attribute syntax, *port\_name* is the name of the port and *pin\_number* is the Microsemi I/O pin.

```
define attribute {DATAOUT} alspin {48}
```

#### Verilog Syntax and Example

```
object /* synthesis alspin = "pin_number" */;
```

Where *object* is the port and *pin\_number* is the Microsemi I/O pin. For example:

```
module comparator (datain, clk, dataout);
output dataout /* synthesis alspin="48" */;
input [7:0] datain;
input clk;
```

// Other code

#### **VHDL Syntax and Example**

See VHDL Attribute and Directive Syntax, on page 554 for different ways to specify VHDL attributes and directives.

attribute alspin of object : objectType is "pin\_number" ;

Where *object* is the port, *objectType* is signal, and *pin\_number* is the Microsemi I/O pin. For example:

```
entity comparator is
   port (datain : in bit_vector(7 downto 0);
        clk : in bit;
        dataout : out bit);
attribute alspin : string;
attribute alspin of dataout : signal is "48";
```

-- Other code

### alspreserve

*Attribute; Microsemi*. Specifies a net that you do not want removed (optimized away) by the Microsemi Designer place-and-route tool. The alspreserve attribute has no effect on synthesis, but is passed directly to the Microsemi Designer place-and-route software. However, to prevent the net from being removed during the synthesis process, you must also use the syn\_keep directive.

#### **Constraint File Syntax and Example**

define\_attribute {n:net\_name} alspreserve {1}

In the attribute syntax, *net\_name* is the name of the net to preserve.

```
define_attribute {n:and_out3} alspreserve {1};
define_attribute {n:or_out1} alspreserve {1};
```

#### Verilog Syntax and Example

object /\* synthesis alspreserve = 1 \*/;

Where *object* is the name of the net to preserve. For example:

```
module complex (in1, out1);
input [6:1] in1;oh
output out1;
wire out1;
wire or_oosut1 /* synthesis syn_keep=1 alspreserve=1 */;
wire and_out1;
wire and_out2;
wire and_out2;
wire and_out3 /* synthesis syn_keep=1 alspreserve=1 */;
assign and_out1 = in1[1] & in1[2];
assign and_out2 = in1[3] & in1[4];
assign and_out2 = in1[5] & in1[6];
assign or_out1 = and_out1 | and_out2;
assign out1 = or_out1 & and_out3;
endmodule
```

#### **VHDL Syntax and Example**

See VHDL Attribute and Directive Syntax, on page 554 for different ways to specify VHDL attributes and directives.

#### attribute alspreserve of object : signal is true ;

Where *object* is the name of the net to preserve.

For example:

```
library ieee;
use ieee.std logic_1164.all;
library symplify;
use symplify.attributes.all;
entity complex is
port (input : in std_logic_vector (6 downto 1);
      output : out std logic);
end complex;
architecture RTL of complex is
signal and out1 : std logic;
signal and out2 : std logic;
signal and out3 : std logic;
signal or out1 : std logic;
attribute syn keep of and out3 : signal is true;
attribute syn keep of or out1 : signal is true;
attribute also reserve of and out3 : signal is true;
attribute also reserve of or out1 : signal is true;
begin
   and out1 <= input(1) and input(2);
   and out2 <= input(3) and input(4);
   and out3 <= input(5) and input(6);
   or out1 <= and out1 or and out2;
   output <= or out1 and and out3;
end:
```

## black\_box\_pad\_pin

#### Directive

Used with the syn\_black\_box directive and specifies that the pins on black box are I/O pads visible to the outside environment. To specify more than one port as an I/O pad, list the ports inside double-quotes ("), separated by commas, and without enclosed spaces.

To instantiate an I/O from your programmable logic vendor, you usually do not need to define a black box or this directive. The synthesis tool provides predefined black boxes for vendor I/Os. For more information, refer to your vendor section under FPGA and CPLD Support.

The black\_box\_pad\_pin directive is one of several directives that you can use with the syn\_black\_box directive to define timing for a black box. See syn\_black\_box, on page 37 for a list of the associated directives.

#### Verilog Syntax and Example

```
object /* synthesis syn_black_box black_box_pad_pin = "portList" */;
```

where *portList* is a spaceless, comma-separated list of the names of the ports on black boxes that are I/O pads. For example:

```
module BBDLHS(D,E,GIN,GOUT,PAD,Q)
    /* synthesis syn_black_box black_box_pad_pin="GIN[2:0],Q" */;
```

#### **VHDL Syntax and Example**

attribute black\_box\_pad\_pin of object : objectType is "portList";

where *object* is an architecture or component declaration of a black box. Data type is string; *portList* is a spaceless, comma-separated list of the black-box port names that are I/O pads.

See VHDL Attribute and Directive Syntax, on page 554 for different ways to specify VHDL attributes and directives.

```
library ieee;
use ieee.std logic 1164.all;
Entity top is
generic ( width : integer := 4);
  port (in1, in2 : in std logic vector(width downto 0);
  clk : in std logic;
  q : out std logic vector (width downto 0)
   );
end top;
architecture top1 arch of top is
component test is
  generic (width1 : integer := 2);
      port (in1,in2 : in std logic vector(width1 downto 0);
     clk : in std logic;
      q : out std logic vector (width1 downto 0)
   );
end component;
attribute syn black box : boolean;
attribute black box pad pin : string;
attribute syn black box of test : component is true;
attribute black box pad pin of test : component is "in1(4:0),
in2[4:0], q(4:0)";
begin
   test123 : test generic map (width) port map (in1, in2, clk, q);
end top1 arch;
```

## black\_box\_tri\_pins

*Directive*. Used with the syn\_black\_box directive and specifies that an output port on a black box component is a tristate. This directive eliminates multiple driver errors when the output of a black box has more than one driver. To specify more than one tristate port, list the ports inside double-quotes ("), separated by commas (,), and without enclosed spaces.

The black\_box\_tri\_pins directive is one of several directives that you can use with the syn\_black\_box directive to define timing for a black box. See syn\_black\_box, on page 37 for a list of the associated directives.

#### **Verilog Syntax and Examples**

```
object /* synthesis syn_black_box black_box_tri_pins = "portList" */;
```

where *portList* is a spaceless, comma-separated list of multiple pins.

Here is an example with a single port name:

module BBDLHS(D,E,GIN,GOUT,PAD,Q)
 /\* synthesis syn black box black box tri pins="PAD" \*/;

Here is an example with a list of multiple pins:

```
module bb1(D,E,tri1,tri2,tri3,Q)
/* synthesis syn_black_box black_box_tri_pins="tri1,tri2,tri3" */;
```

For a bus, you specify the port name followed by all the bits on the bus:

```
module bb1(D,bus1,E,GIN,GOUT,Q)
    /* synthesis syn_black_box black_box_tri_pins="bus1[7:0]" */;
```

#### **VHDL Syntax and Examples**

attribute black\_box\_tri\_pins of object : objectType is "portList" ;

where *object* is a component declaration or architecture. Data type is string, and *portList* is a spaceless, comma-separated list of the tristate output port names.

See VHDL Attribute and Directive Syntax, on page 554 for different ways to specify VHDL attributes and directives.

```
library ieee;
use ieee.std logic 1164.all;
package my components is
component BBDLHS
  port (D: in std logic;
         E: in std logic;
         GIN : in std logic;
         GOUT : in std logic;
         PAD : inout std logic;
         Q: out std logic );
end component;
attribute syn black box : boolean;
attribute syn black box of BBDLHS : component is true;
attribute black box tri pins : string;
attribute black box tri pins of BBDLHS : component is "PAD";
end package my components;
```

Multiple pins on the same component can be specified as a list:

```
attribute black_box_tri_pins of bb1 : component is
    "tri,tri2,tri3";
```

To apply this directive to a port that is a bus, specify all the bits on the bus:

attribute black\_box\_tri\_pins of bb1 : component is "bus1[7:0]";

## full\_case


*Directive*. For Verilog designs only. When used with a case, casex, or casez statement, this directive indicates that all possible values have been given, and that no additional hardware is needed to preserve signal values.

#### Verilog Syntax and Example

#### object /\* synthesis full\_case \*/

where *object* is case, casex, or casez statement declarations.

The following **casez** statement creates a 4-input multiplexer with a pre-decoded select bus (a decoded select bus has exactly one bit enabled at a time):



This code does not specify what to do if the select bus has all zeros. If the select bus is being driven from outside the current module, the current module has no information about the legal values of select, and the synthesis tool must preserve the value of the output out when all bits of select are zero. Preserving the value of out requires the tool to add extraneous level-sensitive latches if out is not assigned elsewhere through every path of the always block. A warning message like the following is issued:

```
"Latch generated from always block for signal out, probably missing assignment in branch of if or case."
```

If you add the full\_case directive, it instructs the synthesis tool not to preserve the value of out when all bits of select are zero.

```
module muxnew3 (out, a, b, c, d, select);
output out;
input a, b, c, d;
input [3:0] select;
reg out;
always @(select or a or b or c or d)
begin
    casez (select) /* synthesis full_case */
      4'b???1: out = a;
      4'b???1: out = b;
      4'b???: out = b;
      4'b???: out = c;
      4'b???: out = d;
    endcase
end
endmodule
```

If the select bus is decoded in the same module as the case statement, the synthesis tool automatically determines that all possible values are specified, so the full\_case directive is unnecessary.

#### Assigned Default and full\_case

As an alternative to full\_case, you can assign a default in the case statement. The default is assigned a value of 'bx (a 'bx in an assignment is treated as a "don't care"). The software assigns the default at each pass through the casez statement in which the select bus does not match one of the explicitly given values; this ensures that the value of out is not preserved and no extraneous level-sensitive latches are generated.

The following code shows a default assignment in Verilog:

```
module muxnew2 (out, a, b, c, d, select);
output out;
input a, b, c, d;
input [3:0] select;
reg out;
always @(select or a or b or c or d)
beqin
   casez (select)
      4'b???1: out = a;
      4'b??1?: out = b;
      4'b?1??: out = c;
      4'b1???: out = d;
      default: out = 'bx;
   endcase
end
endmodule
```

Both techniques help keep the code concise because you do not need to declare all the conditions of the statement. The following table compares them:

| Default Assignment   | full_case  |
|--|--|
| Stays within Verilog to get the desired hardware   | Must use a synthesis directive to get the desired hardware   |
| Helps simulation debugging because<br>you can easily find that the invalid<br>select is assigned a 'bx | Can cause mismatches between pre- and post-synthesis simulation because the simulator does not use full_case |

## loop\_limit

#### Directive

For Verilog designs only. Specifies a loop iteration limit for for loops in the design when the loop index is a variable, not a constant. The compiler uses the default iteration limit of 1999 when the exit or terminating condition does not compute a constant value, or to avoid infinite loops. The default limit ensures the effective use of runtime and memory resources.

If your design requires a variable loop index or if the number of loops is greater than the default limit, use the loop\_limit directive to specify a new limit for the compiler. If you do not, you get a compiler error. You must hard code the limit at the beginning of the loop statement. The limit cannot be an expression. The higher the value you set, the longer the runtime. To override the default limit of 2000 in the RTL, use the Loop Limit option on the Verilog tab of the Implementation Options panel. See Verilog Panel, on page 195 in the *Command Reference*.

**Note:** VHDL applications use the syn\_looplimit directive (see syn\_looplimit, on page 88).

#### Verilog Syntax and Example

```
beginning_of_loop_statement I* synthesis loop_limit integer *I
```

The following is an example where the loop limit is set to 2000:

```
module test(din,dout,clk);
input[1999 : 0] din;
input clk;
output[1999 : 0] dout;
reg[1999 : 0] dout;
integer i;
```

```
always @(posedge clk)
begin
   /* synthesis loop_limit 2000 */
   for(i=0;i<=1999;i=i+1)
    begin
        dout[i] <= din[i];
   end
end
end</pre>
```


:

### parallel\_case

#### Directive

For Verilog designs only. Forces a parallel-multiplexed structure rather than a priority-encoded structure. This is useful because case statements are defined to work in priority order, executing (only) the first statement with a tag that matches the select value.

If the select bus is driven from outside the current module, the current module has no information about the legal values of select, and the software must create a chain of disabling logic so that a match on a statement tag disables all following statements. However, if you know the legal values of select, you can eliminate extra priority-encoding logic with the parallel\_case directive. In the following example, the only legal values of select are 4'b1000, 4'b0100, 4'b0010, and 4'b0001, and only one of the tags can be matched at a time. Specify the parallel\_case directive so that tag-matching logic can be parallel and independent, instead of chained.



#### Verilog Syntax and Example

:

You specify the directive as a comment immediately following the select value of the case statement.

```
object /* synthesis parallel_case */
```

where object is a case, casex or casez statement declaration.

```
module muxnew4 (out, a, b, c, d, select);
output out;
input a, b, c, d;
input [3:0] select;
req out;
always @(select or a or b or c or d)
begin
   casez (select) /* synthesis parallel case */
     4'b???1: out = a;
      4'b??1?: out = b;
      4'b?1??: out = c;
      4'b1???: out = d;
      default: out = 'bx;
   endcase
end
endmodule
```

If the select bus is decoded within the same module as the case statement, the parallelism of the tag matching is determined automatically, and the parallel\_case directive is unnecessary.

## pragma translate\_off/pragma translate\_on

#### Directive

Allows you to synthesize designs originally written for use with other synthesis tools without needing to modify source code. All source code that is between these two directives is ignored during synthesis.

Another use of these directives is to prevent the synthesis of stimulus source code that only has meaning for logic simulation. You can use pragma translate\_off/translate\_on to skip over simulation-specific lines of code that are not synthesizable.

When you use pragma translate\_off in a module, synthesis of all source code that follows is halted until pragma translate\_on is encountered. Every pragma translate\_off must have a corresponding pragma translate\_on. These directives cannot be nested, therefore, the pragma translate\_off directive can only be followed by a pragma translate\_on directive.

**Note:** See also, translate\_off/translate\_on, on page 180. These directives are implemented the same in the source code.

#### Verilog Syntax and Example

The Verilog syntax for these directives is as follows:

```
/* pragma translate_off */
```

#### /\* pragma translate\_on \*/

For example:

```
module real_time (ina, inb, out);
input ina, inb;
output out;
/* pragma translate off */
```

```
realtime cur_time;
/* pragma translate_on */
assign out = ina & inb;
endmodule
```

#### VHDL Syntax and Example

The following is the VHDL syntax for these directives:

#### pragma translate\_off

#### pragma translate\_on

For example:

:

```
library ieee;
use ieee.std_logic_1164.all;
entity adder is
    port (a, b, cin:in std_logic;
        sum, cout:out std_logic );
end adder;
architecture behave of adder is
signal al:std_logic;
--pragma translate_off
constant al:std_logic:='0';
--pragma translate_on
begin
    sum <= (a xor b xor cin);
    cout <= (a and b) or (a and cin) or (b and cin); end behave;</pre>
```

# syn\_allow\_retiming

Attribute

Determines if registers can be moved across combinational logic to improve performance.Return to Summary of Attributes and Directives.**Syn\_allow\_retiming values** 

1 | true Allows registers to be moved during retiming.

0 | false Does not allow retimed registers to be moved.

**Description**The syn\_allow\_retiming attribute determines if registers can be moved across combinational logic to improve performance.

The attribute can be applied either globally or to specific registers. Typically, you enable the global Retiming option in the UI (or the set\_option -retiming 1 switch in Tcl) and use the syn\_allow\_retiming attribute to disable retiming for specific objects that you do not want moved.**syn\_allow\_retiming Syntax** 

Yes Register

You can specify the attribute in the following files: **FDC Exampledefine\_attribute** {*register*} syn\_allow\_retiming {1|0} define\_global\_attribute syn\_allow\_retiming {1|0}

| Enable | Object Type | Object            | Attribute          | Value | Value Type | Description              |
|--------|-------------|-------------------|--------------------|-------|------------|--------------------------|
| •      | <any></any> | <global></global> | syn_allow_retiming | 1     | boolean    | Controls retiming of reg |

#### Verilog Example

object /\* synthesis syn\_allow\_retiming = 0 | 1 \*/;

Here is an example of applying it to a register:

```
module parity_check (clk,data,count_one);
input clk;
input [20:0]data ;
output reg [3:0]count_one /* synthesis syn_allow_retiming=1*/;
integer i;
reg parity= 1'b1;
always @(posedge clk)
begin
  for (i=0; i<21; i=i+1)
      if (data[i] == parity)
           count_one<=count_one+1;
end
```

endmodule

#### **VHDL Example**

:

attribute syn\_allow\_retiming of object : objectType is true | false ;

The data type is Boolean. Here is an example of applying it to a register:

```
LIBRARY IEEE;
USE
        IEEE.STD LOGIC 1164.ALL;
USE
        IEEE.std logic unsigned.ALL;
ENTITY ones cnt IS
   PORT (vin : IN STD LOGIC VECTOR (7 DOWNTO 0);
      vout : OUT STD LOGIC VECTOR (3 DOWNTO 0);
      clk : IN STD LOGIC );
END ones cnt;
ARCHITECTURE lan OF ones cnt IS
signal vout reg : STD LOGIC VECTOR (3 DOWNTO 0);
attribute syn allow retiming : boolean;
attribute syn allow retiming of vout reg : signal is true;
;
BEGIN
   gen vout: PROCESS(clk,vin)
      VARIABLE count : STD LOGIC VECTOR (vout 'RANGE);
   BEGIN
      if rising edge(clk) then
      count := (OTHERS => '0');
      FOR T IN VIN'RANGE LOOP
```

```
count := count + vin(i);
END LOOP;
vout_reg <= count;
end if;
vout <= vout_reg;
END PROCESS gen_vout;
END lan;
```


See VHDL Attribute and Directive Syntax, on page 554 for different ways to specify VHDL attributes and directives.

### Effect of using syn\_allow\_retiming

Before applying syn\_allow\_retiming.

| Verilog | output reg [3:0]count_one /* synthesis syn_allow_retiming=0*/; |
|---------|--|
| VHDL    | attribute syn_allow_retiming of vout_reg : signal is false;    |

The critical path and the worst slack for this scenario are given below along with the original count\_one [3] register (before being retimed) as found in the design.





After applying syn\_allow\_retiming.

Verilog output reg [3:0]count\_one /\* synthesis syn\_allow\_retiming=1\*/;

VHDL attribute syn\_allow\_retiming of vout\_reg : signal is true;

The critical path and the worst slack for this scenario are shown along with the four  $'*_ret'$  retimed registers.





# syn\_black\_box

Directive

Defines a module or component as a black box.

### syn\_black\_box Value

| Value      | Default | Description                       |
|------------|---------|-----------------------------------|
| moduleName | N/A     | Defines an object as a black box. |

# Description

Specifies that a module or component is a black box for synthesis. A black box module has only its interface defined for synthesis; its contents are not accessible and cannot be optimized during synthesis. A module can be a black box whether or not it is empty.

Typically, you set syn\_black\_box on objects like the ones listed below. You do not need to define a black box for such an object if the synthesis tool includes a predefined black box for it.

- Vendor primitives and macros (including I/Os).
- User-designed macros whose functionality is defined in a schematic editor, IP, or another input source where the place-and-route tool merges design netlists from different sources.

In certain cases, the tool does not honor a syn\_black\_box directive:

- In mixed language designs where a black box is defined in one language at the top level but where there is an existing description for it in another language, the tool can replace the -declared black box with the description from the other language.
- If your project includes black box descriptions in srs, ngc, or edf formats, the tool uses these black box descriptions even if you have specified syn\_black\_box at the top level.

To override this and ensure that the attribute is honored, use these methods:

• Set a syn\_black\_box directive on the module or entity in the HDL file that contains the description, not at the top level. The contents will be black-boxed.

• If you want to define a black box when you have an srs, ngc, or edf description for it, remove the description from the project.

Once you define a black box with syn\_black\_box, you use other -source code directives to define timing for the black box. You must add the directives to the source code because the timing models are specific to individual instances. There are no corresponding Tcl directives you can add to a constraint file.

### Black-box Source Code Directives

1

Use the following directives with syn\_black\_box to characterize black-box timing:

| syn_isclock     | Specifies a clock port on a black box.                                    |  |
|-----------------|---|--|
| syn_tco <n></n> | Sets timing propagation for combinational delay through the black box.    |  |
| syn_tsu <n></n> | Defines timing setup delay required for input pins relative to the clock. |  |
| syn_tco <n></n> | Defines the timing clock to output delay through the black box.           |  |

# Black Box Pin Definitions

You define the pins on a black box with these directives in the source code:

| black_box_pad_pin  | Indicates that a black box is an I/O pad for the rest of the design. |
|--------------------|--|
| black_box_tri_pins | Indicates tristates on black boxes.                                  |

For more information on black boxes, see Instantiating Black Boxes in Verilog, on page 357, and Instantiating Black Boxes in VHDL, on page 552.

# syn\_black\_box Syntax Specification

| Verilog | <pre>object /* synthesis syn_black_box */ ;</pre>                      | Verilog<br>Example |
|---------|--|--------------------|
| VHDL    | attribute syn_black_box of <i>object</i> : <i>objectType</i> is true ; | VHDL<br>Example    |

#### **Verilog Example**

```
module top(clk, in1, in2, out1, out2);
input clk;
input [1:0] in1;
input [1:0] in2;
output [1:0]out1;
output [1:0]out2;
              U1 (clk, in1, in2, out1);
add
black box add U2 (in1, in2, out2);
endmodule
module add (clk, in1, in2, out1);
input clk;
input [1:0] in1;
input [1:0] in2;
output [1:0]out1;
reg [1:0]out1;
always@(posedge clk)
   begin
      out1 <= in1 + in2;
   end
endmodule
module black box_add(A, B, C)/* synthesis syn_black_box */;
input [1:0]A;
input [1:0]B;
output [1:0]C;
assign C = A + B;
endmodule
```

#### **VHDL Example**


```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity add is
   port(
      in1 : in std logic_vector(1 downto 0);
      in2 : in std logic vector(1 downto 0);
      clk : in std logic;
      out1 : out std logic vector(1 downto 0));
end;
architecture rtl of add is
begin
process(clk)
begin
   if (clk'event and clk='1') then
     outl <= (in1 + in2);
   end if;
end process;
end;
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity black box add is
   port(
     A : in std logic vector(1 downto 0);
      B : in std logic vector(1 downto 0);
      C : out std logic vector(1 downto 0));
end;
architecture rtl of black box add is
attribute syn black box : boolean;
attribute syn black box of rtl: architecture is true;
begin
C <= A + B;
end:
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
```

```
entity top is
  port(
      in1 : in std logic vector(1 downto 0);
      in2 : in std logic vector(1 downto 0);
      clk : in std logic;
      out1 : out std logic vector(1 downto 0);
      out2 : out std logic vector(1 downto 0));
end;
architecture rtl of top is
component add is
  port(
      in1 : in std logic vector(1 downto 0);
      in2 : in std logic vector(1 downto 0);
      clk : in std logic;
      out1 : out std logic vector(1 downto 0));
end component;
component black box add
   port (
      A : in std logic vector(1 downto 0);
      B : in std logic vector(1 downto 0);
      C : out std logic vector(1 downto 0));
end component;
begin
U1: add port map(in1, in2, clk, out1);
U2: black box add port map(in1, in2, out2);
end:
```

# Effect of Using syn\_black\_box

When the syn\_black\_box attribute is not set on the black\_box\_add module, its content are accessible, as shown in the example below:

```
module black_box_add( input [1:0]A, [1:0]B, output [1:0]C);
```



After applying syn\_black\_box:, the contents of the black box are no longer visible:

module black\_box\_add( input [1:0]A, [1:0]B, output [1:0]C)/\* synthesis syn\_black\_box \*/;

:

# syn\_encoding

#### Attribute

Overrides the default FSM Compiler encoding for a state machine and applies the specified encoding.

| Vendor    | Devices  |
|-----------|--|
| Microsemi | ProASIC3, Fusion, SmartFusion2,<br>IGLOO2, older devices |

#### syn\_encoding Values

The default is that the tool automatically picks an encoding style that results in the best performance. To ensure that a particular encoding style is used, explicitly specify that style, using the values below:

| Value  | Description  |
|--------|--|
| onehot | Only two bits of the state register change (one goes to 0, one goes to 1) and only one of the state registers is hot (driven by 1) at a time. For example:   |
|        | 0001, 0010, 0100, 1000   |
|        | Because <b>onehot</b> is not a simple encoding (more than one bit can be set),<br>the value must be decoded to determine the state. This encoding style<br>can be slower than a <b>gray</b> style if you have a large output decoder<br>following a state machine. |
| gray   | More than one of the state registers can be hot. The synthesis tool <i>attempts</i> to have only one bit of the state registers change at a time, but it can allow more than one bit to change, depending upon certain conditions for optimization. For example:   |
|        | 000, 001, 011, 010, 110  |
|        | Because <b>gray</b> is not a simple encoding (more than one bit can be set), the value must be decoded to determine the state. This encoding style can be faster than a <b>onehot</b> style if you have a large output decoder following a state machine.          |

| Value      | Description  |
|------------|--|
| sequential | More than one bit of the state register can be hot. The synthesis tool<br>makes no attempt at limiting the number of bits that can change at a<br>time. For example:   |
|            | 000, 001, 010, 011, 100  |
|            | This is one of the smallest encoding styles, so it is often used when area<br>is a concern. Because more than one bit can be set (1), the value must<br>be decoded to determine the state. This encoding style can be faster<br>than a <b>onehot</b> style if you have a large output decoder following a state<br>machine.  |
| safe       | This implements the state machine in the default encoding and adds<br>reset logic to force the state machine to a known state if it reaches an<br>invalid state. This value can be used in combination with any of the<br>other encoding styles described above. You specify <b>Safe</b> before the<br>encoding style. The <b>Safe</b> value is only valid for a state register, in<br>conjunction with an encoding style specification. |
|            | For example, if the default encoding is <b>onehot</b> and the state machine reaches a state where all the bits are 0, which is an invalid state, the <b>safe</b> value ensures that the state machine is reset to a valid state.   |
|            | If recovery from an invalid state is a concern, it may be appropriate to<br>use this encoding style, in conjunction with <b>onehot</b> , sequential or gray, in<br>order to force the state machine to reset. When you specify safe, the<br>state machine can be reset from an unknown state to its reset state.   |
| original   | This respects the encoding you set, but the software still does state machine and reachability analysis.   |

You can specify multiple values. This snippet uses safe, gray. The encoding style for register OUT is set to gray, but if the state machine reaches an invalid state the synthesis tool will reset the values to a valid state.

```
module prep3 (CLK, RST, IN, OUT);
input CLK, RST;
input [7:0] IN;
output [7:0] OUT;
reg [7:0] OUT;
reg [7:0] current_state /* synthesis syn_encoding="safe,gray" */;
// Other code
```

:

#### Description

This attribute takes effect only when FSM Compiler is enabled. It overrides the default FSM Compiler encoding for a state machine. For the specified encoding to take effect, the design must contain state machines that have been inferred by the FSM Compiler. Setting this attribute when syn\_state\_machine is set to 0 will not have any effect.

The default encoding style automatically assigns encoding based on the number of states in the state machine. Use the syn\_encoding attribute when you want to override these defaults. You can also use syn\_encoding when you want to disable the FSM Compiler globally but there are a select number of state registers in your design that you want extracted. In this case, use this attribute with the syn\_state\_machine directive on for just those specific registers.

The encoding specified by this attribute applies to the final mapped netlist. For other kinds of enumerated encoding, use syn\_enum\_encoding. See syn\_enum\_encoding, on page 52 and syn\_encoding Compared to syn\_enum\_encoding, on page 56 for more information.

# **Encoding Style Implementation**

The encoding style is implemented during the mapping phase. A message appears when the synthesis tool extracts a state machine, for example:

```
@N: CL201 : "c:\design\..."|Trying to extract state machine for register current_state
```

The log file reports the encoding styles used for the state machines in your design. This information is also available in the FSM Viewer (see FSM Viewer Window, on page 67).

See also the following:

- For information on enabling state machine optimization for individual modules, see syn\_state\_machine, on page 164.
- For VHDL designs, see syn\_encoding Compared to syn\_enum\_encoding, on page 56 for comparative usage information.

#### **Syntax Specification**

| Global  | Object   |
|---------|--|
| No      | Instance, register   |
| This ta | ble shows how to specify the attribute in different files: |

| FDC     | <pre>define_attribute {object} syn_encoding {value}</pre>        | SCOPE Example   |
|---------|--|-----------------|
| Verilog | <pre>Object /* synthesis syn_encoding = "value" */;</pre>        | Verilog Example |
| VHDL    | attribute syn_encoding of <i>object</i> : objectType is "value"; | VHDL Example    |

If you specify the syn\_encoding attribute in Verilog or VHDL, all instances of that FSM use the same syn\_encoding value. To have unique syn\_encoding values for each FSM instance, use different entities or modules, or specify the syn\_encoding attribute in a constraint file.

# SCOPE Example

|   | Enabled | Object Type | Object       | Attribute    | Value | Val Type | Description  |
|---|---------|-------------|--------------|--------------|-------|----------|--|
| L | •       | fsm         | i:state[3:0] | syn_encoding | gray  |          | FSM encoding (onehot, sequential,<br>gray, original, safe) |

The *object* must be an instance prefixed with **i**:, as in **i**:*instance*. The instance must be a sequential instance with a view name of statemachine.

Although you cannot set this attribute globally, you can define a SCOPE collection and then apply the attribute to the collection. For example:

```
define_scope_collection sm {find -hier -inst * -filter
@inst_of==statemachine}
define attribute {$sm} {syn encoding} {safe}
```

# Verilog Example

The object can be a register definition signals that hold the state values of state machines.

```
module fsm (clk, reset, x1, outp);
             clk, reset, x1;
input
output
             outp;
reg
             outp;
       [1:0] state /* synthesis syn encoding = "onehot" */;
req
parameter s1 = 2'b00; parameter s2 = 2'b01;
parameter s3 = 2'b10; parameter s4 = 2'b11;
always @(posedge clk or posedge reset)
beqin
   if (reset)
      state <= s1;</pre>
   else begin
      case (state)
      s1: if (x1 == 1'b1)
         state <= s2;
      else
         state <= s3; s2: state <= s4;</pre>
   s3: state <= s4;
   s4: state <= s1;
   endcase
end
end
always @(state) begin
   case (state)
      s1: outp = 1'b1;
      s2: outp = 1'b1;
      s3: outp = 1'b0;
      s4: outp = 1'b0;
   endcase
   end
endmodule
```

#### **VHDL Example**

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity fsm is
    port ( x1 : in std_logic;
    reset : in std_logic;
    clk : in std_logic;
    outp : out std_logic);
end fsm;
```


```
architecture rtl of fsm is
signal state : std logic vector(1 downto 0);
constant s1 : std logic vector := "00";
constant s2 : std logic vector := "01";
constant s3 : std logic vector := "10";
constant s4 : std logic vector := "11";
attribute syn encoding : string;
attribute syn encoding of state : signal is "onehot";
begin
process (clk, reset)
   beqin
   if (clk'event and clk = '1') then
      if (reset = '1') then
         state \leq s1;
      else
         case state is
            when s1 =>
            if x1 = '1' then
               state <= s2;</pre>
            else
               state <= s_3;
            end if;
            when s2 =>
               state <= s4;
            when s3 =>
               state <= s4;
            when s4 =>
               state <= s1;</pre>
         end case;
      end if;
   end if;
end process;
process (state)
begin
   case state is
      when s1 =>
         outp <= '1';
      when s2 =>
         outp <= '1';
      when s3 =>
         outp <= '0';
```

```
when s4 =>
    outp <= '0';
    end case;
end process;
end rtl;</pre>
```


See VHDL Attribute and Directive Syntax, on page 554 for different ways to specify VHDL attributes and directives.

# Effect of Using syn\_encoding


The following figure shows the default implementation of a state machine, with these encoding details reported:



The next figure shows the state machine when the syn\_encoding attribute is set to onehot, and the accompanying changes in the code:



The next figure shows the state machine when the syn\_encoding attribute is set to gray:



# syn\_enum\_encoding

#### Directive

For VHDL designs. Defines how enumerated data types are implemented. The type of implementation affects the performance and device utilization.

If FSM Compiler is enabled, this directive has no effect on the encoding styles of extracted state machines; the tool uses the values specified in the syn\_encoding attribute instead. However, if you have enumerated data types and you turn off the FSM Compiler so that no state machines are extracted, the syn\_enum\_encoding style is implemented in the final circuit. See syn\_encoding Compared to syn\_enum\_encoding, on page 56 for more information. For step-by-step details about setting coding styles with this attribute see Defining State Machines in VHDL, on page 304 of the *User Guide*.

#### Values for syn\_enum\_encoding

Values for syn\_enum\_encoding are as follows:


- default Automatically assigns an encoding style that results in the best performance.
- sequential More than one bit of the state register can change at a time, but because more than one bit can be hot, the value must be decoded to determine the state. For example: 000, 001, 010, 011, 100
- onehot Only two bits of the state register change (one goes to 0; one goes to 1) and only one of the state registers is hot (driven by a 1) at a time. For example: 0000, 0001, 0010, 0100, 1000
- gray Only one bit of the state register changes at a time, but because more than one bit can be hot, the value must be decoded to determine the state. For example: 000, 001, 011, 010, 110
- *string* This can be any value you define. For example: 001, 010, 101. See Example of syn\_enum\_encoding for User-Defined Encoding, on page 56.

A message appears in the log file when you use the syn\_enum\_encoding directive; for example:


CD231: Using onehot encoding for type mytype (red="10000000")

# **Effect of Encoding Styles**

The following figure provides an example of two versions of a design: one with the default encoding style, the other with the syn\_enum\_encoding directive overriding the default enumerated data types that define a set of eight colors.



syn\_enum\_encoding = "default" Based on 8 states, onehot assigned



syn\_enum\_encoding = "sequential"

In this example, using the default value for syn\_enum\_encoding, onehot is assigned because there are eight states in this design. The onehot style implements the output color as 8 bits wide and creates decode logic to convert the input sel to the output. Using sequential for syn\_enum\_encoding, the logic is reduced to a buffer. The size of output color is 3 bits.

See the following section for the source code used to generate the schematics above.

#### VHDL Syntax and Examples

attribute syn\_enum\_encoding of object: objectType is "value";

Where *object* is an enumerated type and *value* is one of the following: default, sequential, onehot or gray. See VHDL Attribute and Directive Syntax, on page 554 for different ways to specify VHDL attributes and directives.

Here is the code used to generate the second schematic in the previous figure. (The first schematic will be generated instead, if "sequential" is replaced by "onehot" as the syn\_enum\_encoding value.)

```
package testpkg is
type mytype is (red, yellow, blue, green, white,
   violet, indigo, orange);
attribute syn enum encoding : string;
attribute syn enum encoding of mytype : type is "sequential";
end package testpkg;
library IEEE;
use IEEE.std logic 1164.all;
use work.testpkg.all;
entity decoder is
   port (sel : in std logic vector(2 downto 0);
   color : out mytype );
end decoder:
architecture rtl of decoder is
begin
   process(sel)
   begin
      case sel is
         when "000" = color < red:
         when "001" => color <= yellow;
         when "010" => color <= blue;
         when "011" => color <= green;
         when "100" => color <= white;
         when "101" => color <= violet;
         when "110" => color <= indigo;
         when others => color <= orange;
      end case;
   end process;
end rtl;
```

#### syn\_enum\_encoding, enum\_encoding, and syn\_encoding

Custom attributes are attributes that are not defined in the IEEE specifications, but which you or a tool vendor define for your own use. They provide a convenient back door in VHDL, and are used to better control the synthesis and simulation process. enum\_encoding is one of these custom attributes that is widely used to allow specific binary encodings to be attached to objects of enumerated types.

The enum\_encoding attribute is declared as follows:

attribute enum\_encoding: string;

This can be either written directly in your VHDL design description, or provided to you by the tool vendor in a package. Once the attribute has been declared and given a name, it can be referenced as needed in the design description:

type statevalue is (INIT, IDLE, READ, WRITE, ERROR); attribute enum\_encoding of statevalue: type is "000 001 011 010 110";

When this is processed by a tool that supports the enum\_encoding attribute, it uses the information about the statevalue encoding. Tools that do not recognize the enum\_encoding attribute ignore the encoding.

Although it is recommended that you use syn\_enum\_encoding, the Synopsys FPGA tools recognize enum\_encoding and treat it just like syn\_enum\_encoding. The tool uses the specified encoding when the FSM compiler is disabled, and ignores the value when the FSM Compiler is enabled.

If enum\_encoding and syn\_encoding are both defined and the FSM compiler is enabled, the tool uses the value of syn\_encoding. If you have both syn\_enum\_encoding and enum\_encoding defined, the value of syn\_enum\_encoding prevails.

#### syn\_encoding Compared to syn\_enum\_encoding

:

To implement a state machine with a particular encoding style when the FSM Compiler is enabled, use the syn\_encoding attribute. The syn\_encoding attribute affects how the technology mapper implements state machines in the final netlist. The syn\_enum\_encoding directive only affects how the compiler interprets the associated enumerated data types. Therefore, the encoding defined by syn\_enum\_encoding is *not propagated* to the implementation of the state machine. However, when FSM Compiler is disabled, the value of syn\_enum\_encoding is implemented in the final circuit.

### Example of syn\_enum\_encoding for User-Defined Encoding

```
library ieee;
    use ieee.std logic 1164.all;
    entity shift enum is
       port (clk, rst : bit;
             0 : out std logic vector(2 downto 0) );
    end shift enum;
    architecture behave of shift enum is
    type state type is (S0, S1, S2);
    attribute syn enum encoding: string;
    attribute syn enum encoding of state type : type is "001 010 101";
    signal machine : state type;
    beqin
       process (clk, rst)
       begin
          if rst = '1' then
             machine <= S0;
          elsif clk = '1' and clk'event then
             case machine is
                when S0 => machine <= S1:
                when S1 => machine <= S2;
                when S2 => machine <= S0;
             end case;
          end if;
       end process;
with machine select
0 <= "001" when S0,
"010" when S1,
"101" when S2;
end behave;
```



# syn\_global\_buffers

Attribute

Microsemi IGLOO/IGLOOe, ProASIC3/3E

Specifies the number of global buffers to be used in a design. The synthesis tool automatically adds global buffers for clock nets with high fanout; use this attribute to specify a maximum number of buffers and restrict the amount of global buffer resources used. Also, if there is a black box in the design that has global buffers, you can use syn\_global\_buffers to prevent the synthesis tool from inferring clock buffers or exceeding the number of global resources.

You specify the attribute globally on the top-level module/entity or view. For Microsemi designs, it can be any integer between 6 and 18. If you specify an integer less than 6, the software infers six global buffers.

#### **Constraint File Syntax and Example**

define\_attribute { view} syn\_global\_buffers { maximum}

define\_global\_attribute syn\_global\_buffers {maximum}

For example:

define\_global\_attribute syn\_global\_buffers {10}

# Verilog Syntax and Example

object /\* synthesis syn\_global\_buffers = maximum \*/;

For example:

```
module top (clk1, clk2, clk3, clk4, clk5, clk6, clk7,clk8,clk9,
   clk10, clk11, clk12, clk13, clk14, clk15, clk16, clk17, clk18,
   clk19, clk20, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11,
   d12, d13, d14, d15, d16, d17, d18, d19, d20, q1, q2, q3, q4, q5,
   q6, q7, q8, q9, q10, q11, q12, q13, q14, q15, q16, q17, q18,
   q19, q20, reset) /* synthesis syn global buffers = 10 */;
input clk1, clk2, clk3, clk4, clk5, clk6, clk7,clk8,clk9, clk10,
   clk11, clk12, clk13, clk14, clk15, clk16, clk17, clk18,
   clk19, clk20;
input d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14,
   d15, d16, d17, d18, d19, d20;output q1, q2, q3, q4, q5, q6, q7,
q8, q9, q10, q11, q12, q13, q14,
   q15, q16, q17, q18, q19, q20;
input reset;
reg q1, q2, q3, q4, q5, q6, q7, q8, q9, q10,
    q11, q12, q13, q14, q15, q16, q17, q18, q19, q20;
always @(posedge clk1 or posedge reset)
   if (reset)
     q1 <= 1'b0;
   else
      q1 <= d1;
always @(posedge clk2 or posedge reset)
   if (reset)
     q2 <= 1'b0;
   else
     q_2 <= d_2;
always @(posedge clk3 or posedge reset)
   if (reset)
     q3 <= 1'b0;
   else
     q_3 <= d_3;
always @(posedge clk4 or posedge reset)
   if (reset)
      q4 <= 1'b0;
   else
     q4 <= d4;
always @(posedge clk5 or posedge reset)
```

```
if (reset)
    q5 <= 1'b0;
else
    q5 <= d5;</pre>
```

:

```
always @(posedge clk6 or posedge reset)
   if (reset)
      q6 <= 1'b0;
  else
      q6 <= d6;
always @(posedge clk7 or posedge reset)
   if (reset)
      q7 <= 1'b0;
  else
      q7 <= d7;
always @(posedge clk8 or posedge reset)
   if (reset)
      q8 <= 1'b0;
   else
      q8 <= d8;
always @(posedge clk9 or posedge reset)
   if (reset)
      q9 <= 1'b0;
   else
      q9 <= d9;
always @(posedge clk10 or posedge reset)
   if (reset)
      q10 <= 1'b0;
   else
      q10 <= d10;
always @(posedge clk11 or posedge reset)
   if (reset)
      q11 <= 1'b0;
   else
      q11 <= d11;
always @(posedge clk12 or posedge reset)
   if (reset)
      q12 <= 1'b0;
  else
      q12 <= d12
always @(posedge clk13 or posedge reset)
   if (reset)
      q13 <= 1'b0;
  else
      q13 <= d13;
```

```
always @(posedge clk14 or posedge reset)
   if (reset)
      q14 <= 1'b0;
   else
      q14 <= d14;
always @(posedge clk15 or posedge reset)
   if (reset)
      q15 <= 1'b0;
   else
      q15 <= d15;
always @(posedge clk16 or posedge reset)
   if (reset)
      q16 <= 1'b0;
   else
      q16 <= d16;
always @(posedge clk17 or posedge reset)
   if (reset)
      q17 <= 1'b0;
   else
      q17 <= d17;
always @(posedge clk18 or posedge reset)
   if (reset)
      q18 <= 1'b0;
   else
      q18 <= d18;
always @(posedge clk19 or posedge reset)
   if (reset)
      q19 <= 1'b0;
   else
      q19 <= d19;
always @(posedge clk20 or posedge reset)
   if (reset)
      q20 <= 1'b0;
   else
      q20 <= d20;
endmodule
```

#### VHDL Syntax and Example

attribute syn\_global\_buffers of object : objectType is maximum;

See VHDL Attribute and Directive Syntax, on page 554 for different ways to specify VHDL attributes and directives.

```
library ieee;
use ieee.std logic 1164.all;
entity top is
  port (clk : in std logic vector(19 downto 0);
         d : in std logic vector(19 downto 0);
         q : out std logic vector(19 downto 0);
         reset : in std logic );
end top;
architecture behave of top is
attribute syn global buffers : integer;
attribute syn global buffers of behave : architecture is 10;
begin
  process (clk, reset)
  begin
      for i in 0 to 19 loop
         if (reset = '1') then
           q(i) <= '0';
         elsif clk(i) = '1' and clk(i)' event then
            q(i) <= d(i);
         end if;
      end loop;
   end process;
end behave;
```

# syn\_hier

#### Attribute

Lets you control the amount of hierarchical transformation across boundaries on module or component instances during optimization.

During synthesis, the synthesis tool dissolves as much hierarchy as possible to allow efficient logic optimization across hierarchical boundaries while maintaining optimal run times. The tool then rebuilds the hierarchy as close as possible to the original source to preserve the topology of the design. Use the syn\_hier attribute to address specific needs to maintain the original design hierarchy during optimization. This attribute gives you manual control over flattening/preserving instances, modules, or architectures in the design.

# **Constraint File Syntax and Example**

#### define\_attribute {object} syn\_hier {value}

where *object* is a view, and *value* can be any of the values described in syn\_hier Values, on page 63. Note however, if you are defining syn\_hier globally, it is recommended that you use the SCOPE collection to apply syn\_hier on all views instead. For example:

```
define_scope_collection all_views {find -hier -view {*}}
define attribute {$all views} {syn hier} {fixed}
```

Check the attribute values to determine where to attach the attribute. Here is an example:

```
define_attribute {v:fifo} syn_hier {hard}
```

Make sure to specify the attribute on the view (**v**: object type). See syn\_hier in the SCOPE Window, on page 64 for details.

# Verilog Syntax and Examples

```
object /* synthesis syn_hier = "value" */;
```

where *object* can be a module declaration and *value* can be any of the values described in syn\_hier Values, on page 63. Check the attribute values to determine where to attach the attribute.

This is the Verilog syntax:

```
module fifo(out, in) /* synthesis syn_hier = "hard" */;
// Other code
```

# VHDL Syntax and Examples

attribute syn\_hier of object : architecture is "value" ;

where *object* is an architecture name and *value* can be any of the values described in syn\_hier Values, on page 63. Check the attribute values to determine the level at which to attach the attribute.

See VHDL Attribute and Directive Syntax, on page 554 for different ways to specify VHDL attributes and directives. This is the VHDL syntax:

```
architecture struct of cpu is
attribute syn_hier : string;
attribute syn_hier of struct: architecture is "hard";
-- Other code
```

# syn\_hier Values

The following table shows the values you can use for syn\_hier. For additional information about using this attribute in HDL Analyst, see Controlling Hierarchy Flattening, on page 339 and Preserving Hierarchy, on page 339 in the *User Guide*.

| soft<br>(default) | The synthesis tool determines the best optimization across hierarchical<br>boundaries. This attribute affects only the design unit in which it is<br>specified.  |
|-------------------|--|
| firm              | Preserves the interface of the design unit. However, when there is cell<br>packing across the boundary, it changes the interface and does not<br>guarantee the exact RTL interface. This attribute affects only the design<br>unit in which it is specified. |
| hard              | Preserves the interface of the design unit and prevents most<br>optimizations across the hierarchy. However, the boundary optimization<br>for constant propagation is performed. This attribute affects only the<br>specified design units.                  |

| fixed   | Preserves the interface of the design unit with no exceptions. Fixed<br>prevents all optimizations performed across hierarchical boundaries<br>and retains the port interfaces as well.<br>For more information, see Using syn_hier fixed, on page 65.   |
|---------|--|
| remove  | Removes the level of hierarchy for the design unit in which it is<br>specified. The hierarchy at lower levels is unaffected. This only affects<br>synthesis optimization. The hierarchy is reconstructed in the netlist and<br>Technology view schematics.   |
| macro   | Preserves the interface and contents of the design with no exceptions.<br>This value can only be set on structural netlists. (In the constraint file,<br>or using the SCOPE editor, set syn_hier to macro on the view (the <b>v</b> :<br>object type).   |
| flatten | Flattens the hierarchy of all levels below, but not the one where it is specified. This only affects synthesis optimization. The hierarchy is reconstructed in the netlist and Technology view schematics. To create a completely flattened netlist, use the syn_netlist_hierarchy attribute (syn_netlist_hierarchy, on page 101), set to false. |
|         | You can use flatten in combination with other syn_hier values; the effects are described in Using syn_hier flatten with Other Values, on page 67.  |
|         | If you apply syn_hier to a compile point, flatten is the only valid attribute value. All other values only apply to the current level of hierarchy. The compile point hierarchy is determined by the type of compile point specified, so a syn_hier value other than flatten is redundant and is ignored.  |

# syn\_hier in the SCOPE Window

If you use the SCOPE window to specify the syn\_hier attribute, do not drag and drop the object into the SCOPE spreadsheet. Instead, first select syn\_hier in the Attribute column, and then use the pull-down menu in the Object column to select the object. This is because you must set the attribute on a view (v:). If you drag and drop an object, you might not get a view object. Selecting the attribute first ensures that only the appropriate objects are listed in the Object column.

#### Using syn\_hier fixed

When you use the fixed value with syn\_hier, hierarchical boundaries are preserved with no exceptions. For example, optimizations such as constant propagation are not performed across these boundaries.

```
Note: It is recommended that you do not use syn_hier with the fixed value on modules that have ports driven by tri-state gates. For details, see When Using Tri-states, on page 65.
```

#### When Using Tri-states

It is advised that you avoid using syn\_hier="fixed" with tri-states. However, if you do, here is how the software handles the following conditions:

• Tri-states driving output ports

If a module with syn\_hier="fixed" includes tri-state gates that drive a primary output port, then the synthesis software retains a tri-state buffer so that the P&R tool can pack the tri-state into an output port.

• Tri-states driving internal logic


If a module with syn\_hier="fixed" includes tri-state gates that drive internal logic, then the synthesis software converts the tri-state gate to a MUX and optimizes within the module accordingly.

In the following code example, myreg has syn\_hier set to fixed.

```
module top(
    clk1,en1, data1,
    q1, q2
    );
input clk1, en1;
input data1;
output q1, q2;
wire cwire, rwire;
wire clk_gt;
assign clk_gt = en1 & clk1;
// Register module
```

```
:
```

```
myreg U reg (
   .datain(data1),
   .rst(1'b1),
   .clk(clk qt),
   .en(1'b0),
   .dout(rwire),
   .cout(cwire)
   );
assign q1 = rwire;
assign q2 = cwire;
endmodule
module myreg (
   datain,
   rst,
   clk,
   en,
   dout,
   cout
   ) /* synthesis syn hier = "fixed" */;
input clk, rst, datain, en;
output dout;
output cout;
   reg dreg;
   assign cout = en & datain;
   always @(posedge clk or posedge rst)
      begin
         if (rst)
            dreg <= 'b0;</pre>
         else
            dreg <= datain;</pre>
      end
assign dout = dreg;
endmodule
```



The HDL Analyst views show that myreg preserves its hierarchical boundaries without exceptions and prevents constant propagation optimizations.

# Using syn\_hier flatten with Other Values

You can combine flatten with other syn\_hier values as shown below:

| flatten,soft   | Same as flatten.   |  |  |
|----------------|--|--|--|
| flatten,firm   | Flattens all lower levels of the design but preserves the interface of<br>the design unit in which it is specified. This option also allows<br>optimization of cell packing across the boundary. |  |  |
| flatten,remove | Flattens all lower levels of the design, including the one on which it is specified.   |  |  |


If you use flatten in combination with another option, the tool flattens as directed until encountering another syn\_hier attribute at a lower level. The lower level syn\_hier attribute then takes precedence over the higher level one.


These example demonstrate the use of the flatten and remove values to flatten the current level of the hierarchy and all levels below it (unless you have defined another syn\_hier attribute at a lower level).

```
Verilog module top1 (Q, CLK, RST, LD, CE, D)
    /* synthesis syn_hier = "flatten,remove" */;
    // Other code
VHDL architecture struct of cpu is
    attribute syn_hier : string;
    attribute syn_hier of struct: architecture is "flatten,remove";
    -- Other code
```

#### Example of syn\_hier hard

Here is an example of two versions of a design: one with syn\_hier set on modules mem and data; the other shows what happens to those modules with the automatic flattening that occurs during synthesis.





# syn\_insert\_buffer

#### Attribute

Inserts a technology-specific clock buffer.

| Vendor    | Technologies   |
|-----------|--|
| Microsemi | IGLOO/IGLOOe/IGLOO+/IGLOO2<br>ProASICPLUS, ProASIC3/3E/3L,<br>SmartFusion2 |

### syn\_insert\_buffer Values

| Vendor    | Value              | Description  |
|-----------|--------------------|--|
| Microsemi | CLKBUF,<br>HCLKBUF | The Microsemi IGLOO/IGLOOe/IGLOO+, and<br>ProASICPLUS families supports these attribute values:                    |
|           | CLKINT,<br>HCLKINT | <ul> <li>Pads:<br/>CLKBUF<br/>HCLKBUF (for nets that drive the clock pins of sequential<br/>primitives)</li> </ul> |
|           |                    | <ul> <li>Nets:<br/>CLKINT<br/>HCLKINT (for nets that drive the clock pins of sequential<br/>primitives)</li> </ul> |
|           |                    | Microsemi SmartFusion2 and IGLOO2 support only CLKINT.   |

# Description

Use this attribute to insert a clock buffer. You can also use it on a non-clock high fanout net, such as reset or common enable that needs global routing, to insert a global buffer for that port. The synthesis tool inserts a technology-specific clock buffer. The object you attach the attribute to also varies with the vendor.

| Vendor    | Object   | Description                         |
|-----------|----------|-------------------------------------|
| Microsemi | Instance | Inserts the specified clock buffer. |

### syn\_insert\_buffer Syntax Specification

You cannot specify this attribute as a global value.

| FDC     | define_attribute object syn_insert_buffer value                                       | FDC Example              |
|---------|---|--------------------------|
| Verilog | <pre>object /* synthesis syn_insert_buffer = "value" */;</pre>                        | Verilog Examples         |
| VHDL    | attribute syn_insert_buffer of <i>object</i> : <i>objectType</i> is " <i>value</i> "; | endmoduleVHDL<br>Example |

# **FDC Example**

| Enable | Object Type | Object            | Attribute         | Value  | Value Type | Description             |
|--------|-------------|-------------------|-------------------|--------|------------|-------------------------|
| •      | <any></any> | <global></global> | syn_insert_buffer | CLKBUF | string     | Applies an global clock |

# **Verilog Examples**

This section provides technology-specific examples.

```
module test
   (CLK, din1, din2, din3, din4,Q1, Q2, reset, qt1, qt2);
input gt1, gt2;
input CLK;
input reset /* synthesis syn insert buffer = "SB GB IO" */;
input din1;
input din2 /* synthesis syn insert buffer = "SB GB IO" */;
input din3 /* synthesis syn insert buffer = "SB GB IO" */;
input din4;
output reg Q1, Q2;
wire gtl1 /* synthesis syn insert buffer = "SB GB" syn keep = 1 */;
assign qt11 = qt1;
wire int clk glob;
wire int clk core;
wire int clk glob gt;
wire int clk core gt;
reg reg 1, reg 2, reg 3, reg 4;
```

```
assign int clk glob gt = CLK & gt11;
assign int clk core gt = CLK & gt2;
always @(posedge int clk core gt or negedge reset)
begin
   if (!reset)
   reg 1 <= 0;
   else
   begin
   req 1 <= din1;</pre>
   reg 2 <= din2;
   Q1 <= reg 1 + reg 2;
   end
end
always @(posedge int clk glob gt)
begin
  reg 3 <= din3;
   req 4 <= din4;
   Q2 <= reg 3 + reg_4;
end
endmodule
```

This code specifies the syn\_insert\_buffer attribute, so the tool inserts SB\_GB\_IO buffers for the reset, din2, and din3 ports. Without the attribute, these ports would use the SB\_IO buffer and infer an SB\_GB buffer on the gt11 net.

## Microsemi syn\_insert\_buffer Verilog Example

In the following example, the attribute is attached to LDPRE, SEL, RST, LDCOMP, and CLK.

```
module prep2_2 (DATA0, DATA1, DATA2, LDPRE, SEL, RST, CLK, LDCOMP);
output [7:0] DATA0;
input [7:0] DATA1, DATA2;
input LDPRE, SEL, RST, CLK
    /* synthesis syn_insert_buffer = "GL25" */, LDCOMP;
wire [7:0] DATA0_internal;
prep2_1 inst1 (CLK, RST, SEL, LDCOMP, LDPRE, DATA1, DATA2,
DATA0_internal);
prep2_1 inst2 (CLK, RST, SEL, LDCOMP, LDPRE, DATA0_internal,
DATA2, DATA0);
endmodule
```

:

```
module prep2 1 (CLK, RST, SEL, LDCOMP, LDPRE, DATA1, DATA2, DATA0);
input CLK, RST, SEL, LDCOMP, LDPRE ;
input [7:0] DATA1, DATA2 ;
output [7:0] DATA0 ;
reg [7:0] DATA0;
reg [7:0] highreg output, lowreg output; // internal registers
wire compare output = (DATA0 == lowreg output); // comparator
wire [7:0] mux output = SEL ? DATA1 : highreg output;
// mux registers
always @ (posedge CLK or posedge RST)
beqin
   if (RST) begin
      highreq output = 0;
      lowreg output = 0;
   end else begin
      if (LDPRE)
         highreg output = DATA2;
      if (LDCOMP)
         lowreg output = DATA2;
   end
end
// counter
always @(posedge CLK or posedge RST)
beqin
   if (RST)
      DATA0 = 0;
   else if (compare output)
                            // load
      DATA0 = mux output;
   else
     DATA0 = DATA0 + 1;
end
```

#### endmoduleVHDL Example

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
entity prep2_1 is
    port (clk : in bit;
        rst : in bit;
        sel : in bit;
```

```
ldcomp : in bit;
         ldpre : in bit;
         data1,data2 : in std logic vector(7 downto 0);
         data0 : out std logic vector(7 downto 0) );
end prep2 1;
architecture behave of prep2 1 is
signal equal: bit;
signal mux output: std logic vector(7 downto 0);
signal lowreg output: std logic vector(7 downto 0);
signal highreq output: std logic vector(7 downto 0);
signal data0 i: std logic vector(7 downto 0);
begin
   compare: process(data0 i, lowreg output)
   begin
      if data0 i = lowreg output then
         equal <= '1';
      else
         equal <= '0';
      end if;
   end process compare;
   mux: process(sel, data1, highreg output)
   beqin
      case sel is
         when '0' =>
            mux output <= highreg output;</pre>
         when '1' =>
            mux output <= data1;</pre>
      end case;
   end process mux;
   registers: process (rst,clk)
   beqin
      if (rst = '1') then
         highreg output <= "00000000";</pre>
         lowreg output <= "00000000";</pre>
      elsif clk = '1' and clk'event then
         if ldpre = '1' then
            highreg output <= data2;
         end if;
         if ldcomp = '1' then
            lowreg output <= data2;</pre>
         end if;
      end if;
   end process registers;
```

:

```
counter: process (rst,clk)
   begin
      if rst = '1' then
         data0 i <= "00000000";</pre>
      elsif clk = '1' and clk'event then
         if equal = '1' then
            data0 i <= mux output;</pre>
         elsif equal = '0' then
            data0 i <= data0 i + "00000001";</pre>
         end if;
      end if;
   end process counter;
data0 <= data0 i;</pre>
end behave;
library ieee;
use ieee.std logic 1164.all;
entity prep2 2 is
  port (CLK : in bit;
         RST : in bit;
         SEL : in bit;
         LDCOMP : in bit;
         LDPRE : in bit;
         DATA1, DATA2 : in std logic vector (7 downto 0);
         DATA0 : out std logic vector(7 downto 0) );
attribute syn insert buffer : string;
attribute syn insert buffer of clk : signal is "GL25";
end prep2 2;
architecture behave of prep2 2 is
component prep2 1
  port (clk : in bit;
         rst : in bit;
         sel : in bit;
         ldcomp : in bit;
         ldpre : in bit;
         data1,data2 : in std logic vector(7 downto 0);
         data0 : out std logic vector(7 downto 0) );
end component;
signal data0 internal : std logic vector (7 downto 0);
```

```
begin
inst1: prep2_1 port map(clk => CLK, rst => RST, sel => SEL,
    ldcomp => LDCOMP, ldpre => LDPRE, data1 => DATA1,
    data2 => DATA2, data0 => data0_internal );
inst2: prep2_1 port map(clk => CLK, rst => RST, sel => SEL,
    ldcomp => LDCOMP, ldpre => LDPRE, data1 => data0_internal,
    data2 => DATA2, data0 => DATA0 );
end behave;
```

# syn\_isclock

## Directive

Used with the syn\_black\_box directive and specifies an input port on a black box as a clock. Use the syn\_isclock directive to specify that an input port on a black box is a clock, even though its name does not correspond to one of the recognized names. Using this directive connects it to a clock buffer if appropriate. The data type is Boolean.

The syn\_isclock directive is one of several directives that you can use with the syn\_black\_box directive to define timing for a black box. See syn\_black\_box, on page 37 for a list of the associated directives.

# Verilog Syntax and Examples

#### object /\* synthesis syn\_isclock = 1 \*/;

where *object* is an input port on a black box.

```
module ram4 (myclk,out,opcode,a,b) /* synthesis syn_black_box */;
output [7:0] out;
input myclk /* synthesis syn_isclock = 1 */;
input [2:0] opcode;
input [7:0] a, b;
//Other code
```

### **VHDL Syntax and Examples**

:

attribute syn\_isclock of object: objectType is true ;

where *object* is a black-box input port.

See VHDL Attribute and Directive Syntax, on page 554 for different ways to specify VHDL attributes and directives.

```
library synplify;
entity ram4 is
    port (myclk : in bit;
        opcode : in bit_vector(2 downto 0);
        a, b : in bit_vector(7 downto 0);
        rambus : out bit_vector(7 downto 0) );
attribute syn_isclock : boolean;
attribute syn_isclock of myclk: signal is true;
-- Other code
```

# syn\_keep

Directive

Preserves the specified net intact during optimization and synthesis.

| Technology | Default Value | Global | Object |
|------------|---------------|--------|--------|
| A11        | -             | No     | Net    |

# Description

With this directive, the tool preserves the net without optimizing it away by placing a temporary keep buffer primitive on the net as a placeholder. You can view this buffer in the schematic views (see Effect of Using syn\_keep, on page 83 for an example). The buffer is not part of the final netlist, so no extra logic is generated. There are various situations where this directive is useful:

- To preserve a net that would otherwise be removed as a result of optimization. You might want to preserve the net for simulation results or to obtain a different synthesis implementation.
- To prevent duplicate cells from being merged during optimization. You apply the directive to the nets connected to the input of the cells you want to preserve.
- As a placeholder to apply the -through option of the define\_multicycle\_path or define\_false\_path timing constraint. This allows you to specify a unique path as a multiple-cycle or false path. Apply the constraint to the keep buffer.
- To prevent the absorption of a register into a macro. If you apply syn\_keep to a reg or signal that will become a sequential object, the tool keeps the register and does not absorb it into a macro.

# syn\_keep with Multiple Nets in Verilog

In the following statement,  $syn_keep$  only applies to the last variable in the wire declaration, which is net c:

```
wire a,b,c /* synthesis syn_keep=1 */;
```

To apply syn\_keep to all the nets, use one of the following methods:

• Declare each individual net separately as shown below.

```
wire a /* synthesis syn_keep=1 */;
wire b /* synthesis syn_keep=1 */;
wire c /* synthesis syn_keep=1 */;
```

• Use Verilog 2001 parenthetical comments, to declare the syn\_keep attribute as a single line statement.

(\* syn\_keep=1 \*) wire a,b,c;

• For more information, see Attribute Examples Using Verilog 2001 Parenthetical Comments, on page 368.

# syn\_keep and SystemVerilog Data Types

The SystemVerilog data types behave like logic or reg, and SystemVerilog allows them to be assigned either inside or outside an always block. If you want to use syn\_keep to preserve a net with a SystemVerilog data type, like bit, byte, longint or shortint for example, you must make sure that continuous assigns are made inside an always block, not outside.

The following table shows examples of SystemVerilog datatype assignments:

| Assignment in always block,<br>syn_keep works              | <pre>assign keep1_wireand_out;<br/>assign keep2_wireand_out;<br/>always @(*) begin<br/>keep1_bitand_out;<br/>keep2_bitand_out;<br/>keep1_byteand_out;<br/>keep1_longintand_out;<br/>keep2_longintand_out;<br/>keep1_shortintand_out;<br/>keep2_shortintand_out;</pre>  |
|--|--|
| Assignment outside always block,<br>syn_keep does not work | <pre>assign keep1_wireand_out;<br/>assign keep2_wireand_out;<br/>assign keep1_bitand_out;<br/>assign keep2_bitand_out;<br/>assign keep1_byteand_out;<br/>assign keep2_byteand_out;<br/>assign keep1_longintand_out;<br/>assign keep1_longintand_out;<br/>assign keep1_shortintand_out;<br/>assign keep2_shortintand_out;</pre> |

For information about supported SystemVerilog data types, see Data Types, on page 377.

## Comparison of syn\_keep, syn\_preserve, and syn\_noprune

Although these directives all work to preserve logic from optimization, syn\_keep, syn\_preserve, and syn\_noprune work on different objects:

| syn_keep     | Only works on nets and combinational logic. It ensures that the wire is kept during synthesis, and that no optimizations cross the wire. This directive is usually used to prevent unwanted optimizations and to ensure that manually created replications are preserved. When applied to a register, the register is preserved and not absorbed into a macro. |
|--------------|--|
| syn_preserve | Ensures that registers are not optimized away.   |
| syn_noprune  | Ensures that a black box is not optimized away when its outputs are unused (i.e., when its outputs do not drive any logic).  |

:

See Preserving Objects from Being Optimized Away, on page 335 in the User *Guide* for more information.

# Verilog Syntax and Example

:

```
object /* synthesis syn_keep = 1 */;
```

*object* is a wire or reg declaration. Make sure that there is a space between the object name and the beginning of the comment slash (/).

Here is the source code used to produce the results shown in Effect of Using syn\_keep, on page 83.

```
module example2(out1, out2, clk, in1, in2);
output out1, out2;
input clk;
input in1, in2;
wire and out;
wire keep1 /* synthesis syn keep=1 */;
wire keep2 /* synthesis syn keep=1 */;
req out1, out2;
assign and out=in1&in2;
assign keep1=and out;
assign keep2=and out;
always @(posedge clk)begin;
   out1<=keep1;</pre>
   out2<=keep2;
end
endmodule
```

# VHDL Syntax and Example

attribute syn\_keep of object: objectType is true;

where *object* is a single or multiple-bit signal. See VHDL Attribute and Directive Syntax, on page 554 for different ways to specify VHDL attributes and directives.


Here is the source code used to produce the schematics shown in Effect of Using syn\_keep, on page 83.

```
entity example2 is
  port (in1, in2 : in bit;
         clk : in bit;
         out1, out2 : out bit );
end example2;
architecture rt1 of example2 is
attribute syn keep : boolean;
signal and out, keep1, keep2: bit;
attribute syn keep of keep1, keep2 : signal is true;
begin
and out <= in1 and in2;
keep1 <= and out;
keep2 <= and out;
  process(clk)
  begin
      if (clk'event and clk = '1') then
         out1 <= keep1;</pre>
         out2 <= keep2;
      end if;
   end process;
end rt1;
```

# Effect of Using syn\_keep

When you use syn\_keep on duplicate logic, the tool retains it instead of optimizing it away. The following figure shows the Technology view for two versions of a design.

In the first, syn\_keep is set on the nets connected to the inputs of the registers out1 and out2, to prevent sharing. The second figure shows the same design without syn\_keep. Setting syn\_keep on the input wires for the registers ensures that the design has duplicate registered outputs for out1 and out2. If you do not apply syn\_keep to keep1 and keep2, the software optimizes out1 and out2, and only has one register.



# syn\_loc

Attribute

The syn\_loc attribute specifies the location (placement) of ports.

| Vendor    | Technology                              |
|-----------|---|
| Microsemi | SmartFusion, ProASIC and older families |

## syn\_loc Values

| Value       | Description                   |
|-------------|-------------------------------|
| Pin numbers | Assigns pin numbers to ports. |

# Description

Specifies pin locations for I/O pins and cores, and forward-annotates this information to the place-and-route tool. This attribute can only be specified in a top-level source file or a constraint file.

## syn\_loc Syntax

| Default        | Global Attribute | Object |
|----------------|------------------|--------|
| Not Applicable | No               | Port   |

*pinNumbers* is a comma-separated list of pin or placement numbers. Refer to the vendor data book for valid values.

| FDC     | <pre>define_attribute portDesignName {syn_loc} {pinNumbers}</pre>   | FDC Example     |
|---------|---|-----------------|
| Verilog | <pre>object /* synthesis syn_loc = "pinNumbers" */</pre>            | Verilog Example |
| VHDL    | <pre>attribute syn_loc of object: objectType is "pinNumbers";</pre> | VHDL Example    |

### **FDC Example**

|   | Enable | Object Type | Object    | Attribute | Value       | Value Type | Description                |
|---|--------|-------------|-----------|-----------|-------------|------------|----------------------------|
| 1 | •      |             | out1[2:0] | syn_loc   | P14 P12,P11 | string     | Assign the object location |
| 2 |        |             |           |           |             |            |                            |

The following are examples of using this attribute:

Microsemi define\_attribute {CR\_DIN[3:0]} syn\_loc {M7, Y6, B6, D10}

Microsemi define\_attribute {CR\_DIN[3:0]} syn\_loc
 {M7, Y6, B6, D10}

You can also specify locations for individual bus bits with this attribute:

#### Microsemi

| define_attribute {CR_DIN[3]} syn_loc {M7}<br>define_attribute {CR_DIN[2]} syn_loc {Y6}<br>define_attribute {CR_DIN[1]} syn_loc {B6}<br>define_attribute {CR_DIN[0]} syn_loc {D10} | Specify the b: prefix and the bit slice:<br>define_attribute {b:CR_DIN[0]} syn_loc {D10}<br>define_attribute {b:CR_DIN[1]} syn_loc {B6}<br>define_attribute {b:CR_DIN[2]} syn_loc {Y6}<br>define_attribute {b:CR_DIN[3]} syn_loc {M7} |
|---|---|
|   | define_attribute {b:CR_DIN[3]} syn_loc {M7}   |

# Verilog Example

Microsemi input [3:0] CR\_DIN /\* synthesis syn\_loc = "M7,Y6, B6, D10"

```
module test(a ,b, clk, out1);
    input clk;
    input [2:0]a;
    input [2:0]b;
    output reg [2:0] out1/* synthesis syn_loc = "P14,P12,P11*/;
always@(posedge clk)
begin
    out1 <= a + b;
end
endmodule
```

## **VHDL Example**

Microsemi attribute syn loc : string;

```
attribute syn loc of CR DIN : signal is "M7,Y6, B6, D10";
library ieee;
use ieee.std logic 1164.all;
entity test is
   generic (s : integer := 2);
  port (
  clk: in std logic;
   in1: in std logic vector(s downto 0);
   in2: in std logic vector(s downto 0);
  d out: out std logic vector(5 downto 0) );
   attribute syn loc : string;
   attribute syn loc of d out:signal is"P14,P12,P11,P5,P21,P13";
end test;
architecture beh of test is
begin
  process (clk)
  begin
      if rising edge(clk) then
         d out \leq in1 & in2;
      end if;
  end process;
end beh;
```

# syn\_looplimit

Directive

VHDL only

Specifies a loop iteration limit for while loops in the design when the loop index is a variable, not a constant. If your design requires a variable loop index, use the syn\_looplimit directive to specify a limit for the compiler. If you do not, you can get a "while loop not terminating" compiler error. The limit cannot be an expression. The higher the value you set, the longer the runtime. To override the default limit of 2000 in the RTL, use the Loop Limit option on the VHDL tab of the Implementation Options panel. See VHDL Panel, on page 192 in the *Command Reference*.

Verilog applications use the loop\_limit directive (see loop\_limit, on page 27).

# VHDL Syntax and Example

attribute syn\_looplimit : integer; attribute syn\_looplimit of labelName : label is value;

The following is an example where the loop limit is set to 5000:

```
library IEEE;
use std.textio.all;
use ieee.std logic textio.all;
use IEEE.std logic 1164.all;
use IEEE.numeric std.all;
entity initram is
  port (rAddr, wAddr, dataIn : in integer;
         clk: in bit;
         we : in bit;
         dataOut : out integer );
end;
architecture rtl of initram is
subtype smallint is integer range 0 to 3000;
type intAry is array (0 to 3000) of smallint;
function load( name : string) return intAry is
attribute syn looplimit : integer;
attribute syn_looplimit of myloop: label is 5000;
```

```
variable t : intAry ;
variable data : smallint ;
variable dataLine : line ;
variable i : natural ;
file dataFile : text open READ MODE is name ;
begin
   myloop: while ( not endfile(dataFile) ) loop
      readline(dataFile,dataLine);
      read(dataLine,data);
      t(i) := data;
      i := i + 1;
   end loop myloop;
return t;
end load;
                                        signal ram : intAry := load("data.txt");
signal rAddr reg : integer ;
begin
   process (clk) begin
      if (clk'event and clk='1') then
         rAddr reg <= rAddr;
         if(we = '1') then
            ram(wAddr) <= dataIn;</pre>
         end if;
      end if;
end process;
dataOut <= ram(rAddr reg);</pre>
end RTL ;
```

The data.txt file in the example is a large data file with each entry representing an iteration for the loop.

# syn\_maxfan

#### Attribute

Overrides the default (global) fanout guide for an individual input port, net, or register output.

| Vendor    | Technology | Default |
|-----------|------------|---------|
| Microsemi | A11        | None    |

#### syn\_maxfan Value

| num fano | Integer for the | value |
|----------|-----------------|-------|
|----------|-----------------|-------|

#### Description

syn\_maxfan overrides the global fanout for an individual input port, net, or register output. You set the default Fanout Guide for a design through the Device panel on the Implementation Options dialog box or with the set\_option -fanout\_limit command or -fanout\_guide in the project file. Use the syn\_maxfan attribute to specify a different (local) value for individual I/Os.

Generally, syn\_maxfan and the default fanout guide are suggested guidelines only, but in certain cases they function as hard limits.

• When they are guidelines, the synthesis tool takes them into account, but does not always respect them absolutely. The synthesis tool does not respect the syn\_maxfan limit if the limit imposes constraints that interfere with optimization.

You can apply the syn\_maxfan attribute to the following:

• Registers or instances. You can also apply it to a module or entity. If you attach the attribute to a lower-level module or entity that is subsequently optimized during synthesis, the synthesis tool moves the syn\_maxfan attribute up to the next higher level. If you do not want syn\_maxfan moved up during optimization, set the syn\_hier attribute for the entity or module to hard. This prevents the module or entity from being flattened when the design is optimized.

• Ports or nets. If you apply the attribute to a net, the synthesis tool creates a KEEPBUF component and attaches the attribute to it to prevent the net itself from being optimized away during synthesis.

The syn\_maxfan attribute is often used along with the syn\_noclockbuf attribute on an input port that you do not want buffered. There are a limited number of clock buffers in a design, so if you want to save these special clock buffer resources for other clock inputs, put the syn\_noclockbuf attribute on the clock signal. If timing for that clock signal is not critical, you can turn off buffering completely to save area. To turn off buffering, set the maximum fanout to a very high number; for example, 1000.

Similarly, you use syn\_maxfan with the syn\_replicate attribute in certain technologies to control replication.

## syn\_maxfan Syntax

#### Global Object Type

No Registers, instances, ports, nets

| FDC     | <pre>define_attribute {object} syn_maxfan {integer}</pre>         | FDC Example     |
|---------|---|-----------------|
| Verilog | <pre>object /* synthesis syn_maxfan = "value" */;</pre>           | Verilog Example |
| VHDL    | <pre>attribute syn_maxfan of object: objectType is "value";</pre> | VHDL Example    |

## FDC Example

define\_attribute {object} syn\_maxfan {integer}

| Enable | Object Type | Object            | Attribute  | Value | Value Type | Description          |
|--------|-------------|-------------------|------------|-------|------------|----------------------|
| 4      | <any></any> | <global></global> | syn_maxfan | 1     | integer    | Overrides the defaul |

## **Verilog Example**

object /\* synthesis syn\_maxfan = "value" \*/;

For example:

:

```
module syn maxfan (clk,rst,a,b,c);
input clk,rst;
input [7:0] a,b;
output reg [7:0] c;
reg d/* synthesis syn maxfan=3 */;
always @ (posedge clk)
   begin
      if(rst)
         d <= 0;
      else
         d \ll -d;
   end
always @ (posedge d)
   begin
      c \ll a^b;
   end
endmodule
```

# VHDL Example

attribute syn\_maxfan of object: objectType is "value";


See VHDL Attribute and Directive Syntax, on page 554 for different ways to specify VHDL attributes and directives.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity maxfan is
    port ( a : in std_logic_vector(7 downto 0);
        b : in std_logic_vector(7 downto 0);
        rst : in std_logic;
        clk : in std_logic;
        c : out std_logic_vector(7 downto 0) );
end maxfan;
architecture rtl of maxfan is
signal d : std_logic;
attribute syn_maxfan : integer;
attribute syn_maxfan of d : signal is 3;
```

```
begin
process (clk)
   begin
   if (clk'event and clk = '1') then
      if (rst = '1') then
      d <= '0';
      else
      d \ll not d;
   end if;
   end if;
end process;
process (d)
   begin
   if (d'event and d = '1') then
   c \ll a and b;
   end if;
   end process;
end rtl;
```

## Effect of Using syn\_maxfan

Before applying syn\_maxfan:




After applying syn\_maxfan:

2

After applying attribute syn\_maxfan, the register "d" replicated three times (shown in red) because its actual fanout is 8, but we have restricted it to 3.

| Verilog | reg d/* synthesis syn_maxfan=3 */;       |
|---------|--|
| VHDL    | attribute syn_maxfan of d : signal is 3; |



# syn\_multstyle

#### Attribute

:

Determines how multipliers are implemented.

| Vendor    | Device               | Values      |
|-----------|----------------------|-------------|
| Microsemi | SmartFusion2, IGLOO2 | dsp   logic |

#### syn\_multstyle Values

| Value | Description                               | Default |
|-------|---|---------|
| dsp   | Microsemi                                 | Х       |
|       | Implements the multipliers as DSP blocks. |         |

#### Description

This attribute specifies whether the multipliers are implemented as dedicated hardware blocks or as logic.

#### syn\_multstyle Syntax

| Global Attribute | Object             |
|------------------|--------------------|
| Yes              | Module or instance |

The following shows the attribute syntax when specified in different files:

| FDC     | <pre>define_attribute {instance} syn_multstyle {logic   dsp} Global attribute: define_global_attribute syn_multstyle {logic   dsp }</pre> | SCOPE Example   |
|---------|---|-----------------|
| Verilog | <pre>input net /* synthesis syn_multstyle = "logic   dsp " */;</pre>  | Verilog Example |
| VHDL    | attribute syn_multstyle of <i>instance</i> : signal<br>is "logic   dsp";  | VHDL Example    |

See VHDL Attribute and Directive Syntax, on page 554 for different ways to specify VHDL attributes and directives.

# **SCOPE Example**

This SCOPE example specifies that the multipliers be globally implemented as logic:

| Current Design: <top level=""></top> |        |                 |                       |                       |                |             |                        |    |
|--------------------------------------|--------|-----------------|-----------------------|-----------------------|----------------|-------------|------------------------|----|
|                                      | Enable | Object Type     | Object                | Attribute             | Value          | Value Type  | Description            |    |
| 1                                    | •      | instance        | <global></global>     | syn_multstyle         | logic          | string      | Special implementatio  |    |
| 2                                    |        |                 |                       |                       |                |             |                        |    |
| 3                                    |        |                 |                       |                       |                |             |                        | ◄  |
|                                      |        |                 |                       |                       |                |             |                        |    |
| Clo                                  | ocks G | enerated Clocks | Collections Inputs/Ou | itputs Delay Paths At | ttributes 🚺 I/ | O Standards | Compile Points TCL Vie | ew |

This example specifies that multipliers be implemented as logic.

define\_attribute {temp[15:0] } syn\_multstyle {logic}

# Verilog Example

```
module mult(a,b,c,r,en);
input [7:0] a,b;
output [15:0] r;
input [15:0] c;
input en;
wire [15:0] temp /* synthesis syn_multstyle="logic" */;
assign temp = a*b;
assign r = en ? temp: c;
endmodule
```

# VHDL Example


```
library ieee ;
use ieee.std logic 1164.all ;
USE ieee.numeric std.all;
entity mult is
   port (clk : in std logic ;
      a : in std logic vector(7 downto 0) ;
     b : in std logic vector(7 downto 0) ;
      c : out std logic vector(15 downto 0))
end mult ;
architecture rtl of mult is
signal mult i : std logic vector(15 downto 0) ;
attribute syn multstyle : string ;
attribute syn multstyle of mult i : signal is "logic" ;
begin
mult i <= std logic vector(unsigned(a)*unsigned(b)) ;</pre>
   process(clk)
   begin
      if (clk'event and clk = '1') then
         c <= mult i ;
      end if ;
   end process ;
end rtl ;
```

# Effect of Using syn\_multstyle in a Microsemi Design

In a Microsemi design, you can specify that the multipliers be implemented as logic or as dedicated DSP blocks. The following figure shows a multiplier implemented as DSP:



The following figure shows the same Microsemi design with the multiplier implemented as logic when the attribute is set to logic:



# syn\_netlist\_hierarchy

Attribute.

Determines if the generated netlist is to be hierarchical or flat.

| Vendor    | Technology              |
|-----------|-------------------------|
| Microsemi | ProASIC, IGLOO families |

### syn\_netlist\_hierarchy Values

| Value   | Description                       | Default |
|---------|-----------------------------------|---------|
| 1/true  | Allows hierarchy generation       | Default |
| 0/false | Flattens hierarchy in the netlist |         |

# Description

A global attribute that controls the generation of hierarchy in the EDIF or VM output netlist when assigned to the top-level module in your design. The default (1/true) allows hierarchy generation, and setting the attribute to 0/false flattens the hierarchy and produces a completely flattened output netlist.

## **Syntax Specification**

| Global | Object              |  |
|--------|---------------------|--|
| Yes    | Module/Architecture |  |

1

| FDC     | define_global_attribute syn_netlist_hierarchy {0 1}                             | SCOPE<br>Example   |
|---------|---|--------------------|
| Verilog | <pre>object /* synthesis syn_netlist_hierarchy = 0 1 */ ;</pre>                 | Verilog<br>Example |
| VHDL    | attribute syn_netlist_hierarchy of <pre>object: objectType is true false;</pre> | VHDL<br>Example    |

# **SCOPE Example**

| Enable | Object Type | Object            | Attribute             | Value | Value Type | Description                     |
|--------|-------------|-------------------|-----------------------|-------|------------|---------------------------------|
| •      | global      | <global></global> | syn_netlist_hierarchy | 1     | boolean    | Enable hierarchy reconstruction |

# **Verilog Example**

```
module fu add(input a,b,cin,output su,cy);
assign su = a ^ b ^ cin;
assign cy = (a \& b) | ((a^b) \& cin);
endmodule 4
module rca adder#(parameter width =4)
   (input[width-1:0]A,B, input CIN,
    output[width-1:0]SU,output COUT );
wire [width-2:0] CY;
fu add FA0(.su(SU[0]),.cy(CY[0]),.cin(CIN),.a(A[0]),.b(B[0]));
fu add FA1(.su(SU[1]),.cy(CY[1]),.cin(CY[0]),.a(A[1]),.b(B[1]));
fu add FA2(.su(SU[2]),.cy(CY[2]),.cin(CY[1]),.a(A[2]),.b(B[2]));
fu add FA3(.su(SU[3]), .cy(COUT), .cin(CY[2]), .a(A[3]), .b(B[3]));
endmodule
module rp top#(parameter width =16)
   (input [width-1:0] A1, B1, input CIN1,
    output[width- 1:0]SUM,output COUT1) /*synthesis
      syn netlist hierarchy=0*/;
wire[2:0]CY1;
rca adder RA0 (.SU(SUM[3:0]),.COUT(CY1[0]),.CIN(CIN1),
   .A(A1[3:0]),.B(B1[3:0]));
rca adder RA1(.SU(SUM[7:4]),.COUT(CY1[1]),.CIN(CY1[0]),
   .A(A1[7:4]),.B(B1[7]));
```

```
rca_adder RA2 (.SU(SUM[11:8]),.COUT(CY1[2]),.CIN(CY1[1]),
    .A(A1[11:8]),.B(B1[11:8]));
rca_adder RA3(.SU(SUM[15:12]),.COUT(COUT1),.CIN(CY1[2]),
    .A(A1[15:12]),.B(B1[15:12]));
endmodule
```

# **VHDL Example**

```
library ieee;
use ieee.std logic 1164.all;
entity FULLADDER is
   port (a, b, c : in std logic;
         sum, carry: out std logic);
end FULLADDER;
architecture fulladder behav of FULLADDER is
begin
   sum <= (a xor b) xor c ;</pre>
   carry <= (a and b) or (c and (a xor b));
end fulladder behav;
library ieee;
use ieee.std logic 1164.all;
entity FOURBITADD is
   port (a, b : in std logic vector(3 downto 0);
         Cin : in std logic;
         sum : out std logic vector (3 downto 0);
         Cout, V : out std logic );
end FOURBITADD;
architecture fouradder structure of FOURBITADD is
signal c: std logic vector (4 downto 1);
component FULLADDER
   port (a, b, c: in std logic;
         sum, carry: out std logic);
end component;
begin
   FA0: FULLADDER
      port map (a(0), b(0), Cin, sum(0), c(1));
   FA1: FULLADDER
      port map (a(1), b(1), C(1), sum(1), c(2));
   FA2: FULLADDER
      port map (a(2), b(2), C(2), sum(2), c(3));
```


```
:
```

```
FA3: FULLADDER
     port map (a(3), b(3), C(3), sum(3), c(4));
   V \le c(3) xor c(4);
   Cout \leq c(4);
end fouradder structure;
library ieee;
use ieee.std logic 1164.all;
entity BITADD is
   port (A, B: in std logic vector(15 downto 0);
         Cin : in std logic;
         SUM : out std logic vector (15 downto 0);
         COUT: out std logic );
end BITADD;
architecture adder structure of BITADD is
attribute syn netlist hierarchy : boolean;
attribute syn netlist hierarchy of adder structure:
   architecture is false;
signal C: std logic vector (4 downto 1);
component FOURBITADD
  port (a, b: in std logic vector(3 downto 0);
         Cin : in std logic;
         sum : out std logic vector (3 downto 0);
         Cout, V: out std logic);
end component;
beqin
   F1: FOURBITADD
      port map (A(3 downto 0), B(3 downto 0),
                Cin, SUM(3 downto 0), C(1));
   F2: FOURBITADD
      port map (A(7 downto 4), B(7 downto 4),
                C(1), SUM(7 downto 4), C(2));
   F3: FOURBITADD
      port map (A(11 downto 8), B(11 downto 8),
                C(2), SUM(11 downto 8), C(3));
   F4: FOURBITADD
      port map (A(15 downto 12), B(15 downto 12),
                C(3), SUM(15 downto 12), C(4));
   COUT <= c(4);
end adder structure;
```

## Effect of Using syn\_netlist\_hierarchy


Without applying the attribute (default is to allow hierarchy generation) or setting the attribute to 1/true creates a hierarchical netlist.

- VHDL attribute syn\_netlist\_hierarchy of adder\_structure :
   architecture is true ;



Applying the attribute with a value of 0/false creates a flattened netlist.

- VHDL attribute syn\_netlist\_hierarchy of adder\_structure :
   architecture is false ;



# syn\_hier flatten and syn\_netlist\_hierarchy

The syn\_hier=flatten attribute and the syn\_netlist\_hierarchy=false attributes both flatten hierarchy, but work slightly differently. Use the syn\_netlist\_hierarchy attribute if you want a completely flattened netlist (this attribute flattens all levels of hierarchy). When you set syn\_hier=flatten, you flatten the hierarchical levels below the component on which it is set, but you do not flatten the current hierarchical level where it is set. Refer to syn\_hier, on page 62 for information about this attribute.

:

# syn\_noarrayports

Attribute

Specifies that the ports of a design unit be treated as individual signals (scalars), not as buses (arrays) in the output file.

# **Constraint File Syntax and Example**

define\_global\_attribute syn\_noarrayports {0|1}

For example:

define\_global\_attribute syn\_noarrayports {1}

## Verilog Syntax and Example

```
object /* synthesis syn_noarrayports = 0 | 1 ;
```

Where *object* is a module declarations. For example:

```
module adder8(cout, sum, a, b, cin)
    /* synthesis syn_noarrayports = 1 */;
```

```
// Other code
```

# **VHDL Syntax and Example**

attribute syn\_noarrayports of object: objectType is true | false;

where *object* is an architecture name. The data type is Boolean. See VHDL Attribute and Directive Syntax, on page 554 for different ways to specify VHDL attributes and directives.

In this example, the ports of adder8 are treated as scalars during synthesis.

```
architecture adder8 of adder8 is
attribute syn_noarrayports : boolean;
attribute syn_noarrayports of adder8 : architecture is true;
-- Other code
```

# syn\_noclockbuf

#### Attribute

Turns off automatic clock buffer usage.

| Vendor    | Technology |
|-----------|------------|
| Microsemi | all        |

### syn\_noclockbuf Values

| Value                | Description                |
|----------------------|----------------------------|
| 0/false<br>(Default) | Turns on clock buffering.  |
| 1/true               | Turns off clock buffering. |

#### Description

The synthesis tool uses clock buffer resources, if they exist in the target module, and puts them on the highest fanout clock nets. You can turn off automatic clock buffer usage by using the syn\_noclockbuf attribute. For example, you can put a clock buffer on a lower fanout clock that has a higher frequency and a tighter timing constraint.

You can turn off automatic clock buffering for nets or specific input ports. Set the Boolean value to 1 or true to turn off automatic clock buffering.

You can attach this attribute to a port or net in any hard architecture or module whose hierarchy will not be dissolved during optimization.

## **Constraint File Syntax and Example**

| Global Support | Object              |  |
|----------------|---------------------|--|
| Yes            | module/architecture |  |

define\_attribute {clock\_port} syn\_noclockbuf {0|1}

```
define_global_attribute syn_noclockbuf {0|1}
```

For example:

```
define_attribute {clk} syn_noclockbuf {1}
define_global_attribute syn_noclockbuf {1}
```

# FDC Example

The syn\_noclockbuf attribute can be applied in the scope window as shown:

|   | Enabled | Object Type | Object            | Attribute      | Value | Val Type | Description             |  |
|---|---------|-------------|-------------------|----------------|-------|----------|-------------------------|--|
| 1 | •       | global      | <global></global> | syn_noclockbuf | 1     | boolean  | Use normal input buffer |  |

# Verilog Syntax and Examples

```
object /* synthesis syn_noclockbuf = 1 | 0 */;
module ckbufg (d,clk,rst,set,q);
input d,rst,set;
            /*synthesis syn nocclockbuf=1*/;
input clk
output reg q;
always@(posedge clk)
begin
if(rst)
q<=0;
else if(set)
q<=1;
else
q<=d;
end
endmodule
```

1

#### **VHDL Syntax and Examples**

:

attribute syn\_noclockbuf of object: objectType is true | false;

```
library IEEE;
use IEEE.std logic 1164.all;
entity d ff srss is
port ( d,clk,reset,set : in STD LOGIC;
            q : out STD LOGIC);
attribute syn noclockbuf: Boolean;
attribute syn noclockbuf of clk : signal is false;
end d ff srss;
architecture d ff srss of d ff srss is
begin
process(clk)
begin
if clk'event and clk='1' then
if reset='1' then
q <= '0';
elsif set='1' then
q <= '1';
else
q <= d;
end if;
end if;
end process;
end d ff srss;
```

# **Global Support**

When syn\_noclockbuf attribute is applied globally, global buffers are inferred by default. If the syn\_noclockbuf attribute value is set to '1', global buffers are not inferred.

# syn\_noprune

Directive

Prevents optimizations for instances and black-box modules (including technology-specific primitives) with unused output ports.

| Vendor | Technology | Global | Object   |
|--------|------------|--------|--|
| A11    | A11        | No     | Verilog module/instance<br>VHDL architecture/component |

#### syn\_noprune Values

| Value                  | Description   |
|------------------------|---|
| 0   false<br>(Default) | Allows instances and black-box modules with unused output ports to be optimized away. |
| 1   true               | Prevents optimizations for instances and black-box modules with unused output ports.  |

#### Description

Use this attribute to prevent the removal of instances, black-box modules, and technology-specific primitives with unused output ports during optimization.

By default, the synthesis tool removes any module that does not drive logic as part of the synthesis optimization process. If you want to keep such an instance in the design, use the syn\_noprune directive on the instance or module, along with syn\_hier set to hard.

The syn\_noprune directive does not prevent a hierarchy from being dissolved or flattened. To ensure that hierarchies are preserved in a design with multiple hierarchies, you must specify the syn\_noprune directive and set syn\_hier to fixed for all levels of the hierarchy. See Verilog Example 3: Hierarchical Design, on page 113 for an example.

For further information about this and other directives used for preserving logic, see Comparison of syn\_keep, syn\_preserve, and syn\_noprune, on page 81, and Preserving Objects from Being Optimized Away, on page 335 in the *User Guide*.

#### syn\_noprune Syntax

| Verilog | <pre>object /* synthesis syn_noprune = 1 */ ;</pre>  | Verilog Examples |
|---------|--|------------------|
| VHDL    | <pre>attribute syn_noprune : boolean attribute syn_noprune of object : objectType is true;</pre> | VHDL Examples    |

### **Verilog Examples**

This section contains code snippets and an example.

#### Verilog Example 1: Module Declaration

syn\_noprune can be applied in two places: on the module declaration of syn\_noprune or in the top-level instantiation. The most common place to use syn\_noprune is in the declaration of the module. By placing it here, all instances of the module are protected.

```
module syn_noprune (a,b,c,d,x,y); /* synthesis syn_noprune=1 */;
// Other code
```

The results for this example are shown in Effects of using syn\_noprune: Example 1, on page 118.

```
my_design
    my_design1 (out, in, clk_in) /* synthesis syn_noprune=1 */,
    my_design2 (out, in, clk_in) /* synthesis syn_noprune=1 */;
module top(a1,b1,c1,d1,y1,clk);
output y1;
input a1,b1,c1,d1;
input clk;
wire x2,y2;
reg y1;
syn_noprune u1(a1,b1,c1,d1,x2,y2) /* synthesis syn_noprune=1 */;
always @(posedge clk)
    y1<= a1;
endmodule
```

```
module syn_noprune (a,b,c,d,x,y)/* synthesis syn_hier="hard" */;
output x,y;
input a,b,c,d;
endmodule
```

## Verilog Example 2: Black Box Declaration

Here is a snippet showing syn\_noprune used on black box instances. If your design uses multiple instances with a single module declaration, the synthesis comment must be placed before the comma (,) following the port list for each of the instances.

```
my_design my_design1(out,in,clk_in) /* synthesis syn_noprune=1 */;
my_design my_design2(out,in,clk_in) /* synthesis syn_noprune=1 */;
```

In this example, only the instance my\_design2 will be removed if the output port is not mapped.

The results for the following code example, where syn\_noprune is used on an instance and a black box, is shown in Effects of Using syn\_noprune: Example 2, on page 119.

```
module top
  (input a, b, c, d, e, clk,
    output o1);
reg o2_noprunereg /* synthesis syn_noprune = 1*/ ;
wire o3_wire;
assign o1 = a & b;
always @(posedge clk)
    begin
        o2_noprunereg = c & d & e;
    end
noprune_bb U1 (a, o3_wire) /* synthesis syn_noprune = 1*/ ;
endmodule
module noprune_bb ( input in1, output o1 );
endmodule
```

#### Verilog Example 3: Hierarchical Design

In the example below, syn\_noprune1 and syn\_noprune2 are intermediate modules in a hierarchical design. You must apply syn\_hier = fixed attribute to them if you want the lowest-level modules, syn\_noprune3 and syn\_noprune4, to be preserved.

```
module t
```

:

```
module top(a1,b1,c1,d1,y1,clk,a2,b2,c2,d2);
   output y1;
   input a1,b1,c1,d1;
   input a2,b2,c2,d2;
   input clk;
   wire x2,y2,x3,y3;
   reg y1;
   syn noprunel ul(al, bl, cl, dl, x2, y2);
   syn noprunel u2(a2,b2,c2,d,x3,y3);
always @(posedge clk)
v1<= a1;
endmodule
module syn noprune1 (a,b,c,d,x,y) /* synthesis syn noprune=1
      syn hier = "fixed" */;
   output x,y;
   input a,b,c,d;
   syn noprune2 uut (.*);
endmodule
module syn noprune2 (a,b,c,d,x,y)/* synthesis syn noprune=1
      syn hier = "fixed"*/;
   output x,y;
   input a,b,c,d;
   syn noprune3 uut1 (.*);
   syn noprune4 uut2 (.*);
endmodule
module syn noprune3 (a,b,c,d,x)/* synthesis syn black box
      syn noprune=1 */;
   output x;
   input a,b,c,d;
endmodule
module syn noprune4 (a,b,c,d,y)/* synthesis syn black box
      syn noprune=1 */;
   output y;
   input a,b,c,d;
endmodule
```

#### **VHDL Examples**

This section contains code snippets and an example.

#### Architecture Declaration

The syn\_noprune attribute is normally associated with the names of architectures. Once it is associated, any component instantiation of the architecture (design unit) is protected from being deleted.

```
library synplify;
architecture mydesign of rtl is
attribute syn_noprune : boolean;
attribute syn_noprune of mydesign : architecture is true;
-- Other code
```

#### **Component Declaration**

Here is an example:

```
architecture top_arch of top is
component gsr
    port (gsr : in std_logic);
end component;
attribute syn_noprune : boolean;
attribute syn_noprune of gsr: component is true;
```

See Instantiating Black Boxes in VHDL, on page 552, for more information.

#### **Component Instance Declaration**

The syn\_noprune attribute works the same on component instances as with a component declaration.

```
architecture top_arch of top is
component gsr
    port (gsr : in bit);
end component;
attribute syn_noprune : boolean;
attribute syn_noprune of u1_gsr: label is true;
```

#### Example 1

2

The results for this example are shown in Effects of using syn\_noprune: Example 1, on page 118.

```
my_design
   my design1 (out, in, clk in) /* synthesis syn noprune=1 */,
   my design2 (out, in, clk in),
   my design3 (out, in, clk in) /* synthesis syn noprune=1 */;
module top(a1,b1,c1,d1,y1,clk);
output y1;
input a1,b1,c1,d1;
input clk;
wire x2,y2;
req v1;
syn noprune u1(a1,b1,c1,d1,x2,y2) /* synthesis syn noprune=1 */;
always @(posedge clk)
  v1<= a1;
endmodule
module syn noprune (a,b,c,d,x,y)/* synthesis syn hier="hard" */;
output x,y;
input a,b,c,d;
endmodule
library ieee;
use ieee.std logic 1164.all;
entity noprune is
   port (a, b, c,d : in std logic;
         x,y : out std logic );
end noprune;
architecture behave of noprune is
attribute syn hier : string;
attribute syn hier of behave : architecture is "hard" ;
begin
   x \ll a and b;
   y \leq c and d;
end behave;
library ieee;
use ieee.std logic 1164.all;
```

```
entity top is
   port (a1, b1 : in std logic;
         c1,d1,clk : in std logic;
         y1 :out std logic );
end ;
architecture behave of top is
component noprune
port (a, b, c, d : in std logic;
      x,y : out std logic );
end component;
signal x2,y2 : std logic;
attribute syn noprune : boolean;
attribute syn noprune of u1 : label is true;
begin
  ul: noprune port map(al, bl, cl, dl, x2, y2);
  process begin
      wait until (clk = '1') and clk'event;
     y1 <= a1;
  end process;
end;
```

#### VHDL Black Box Example

The results for this example are shown in Effect of Using syn\_noprune: Example 3, on page 120.

#### Example 3

```
library ieee;
use ieee.std_logic_1164.all;
entity top is
    port (
        clk : in std_logic;
        a, b, c, d : in std_logic;
        out_a : out std_logic);
end entity top;
architecture arch of top is
        component noprune_bb
        port(
        din : in std_logic;
        dout : out std_logic);
    end component noprune_bb;
```


```
signal o1_noprunereg : std_logic;
signal o2_reg : std_logic;
attribute syn_noprune : boolean;
attribute syn_noprune of U1: label is true;
attribute syn_noprune of o1_noprunereg : signal is true;
begin
    process(clk)
        begin
            if rising_edge(clk) then
                o1_noprunereg <= b and c;
               out_a <= a;
             end if;
end process;
U1: noprune_bb port map (d, o2_reg);
end architecture arch;
```

## Effects of using syn\_noprune: Example 1


:

The following figure shows the HDL Analyst view for two versions of a design: one version using syn\_noprune on black box instance U1, one version without syn\_noprune.

With syn\_noprune, module U1 is preserved in the design. Without syn\_noprune, the module is optimized away. See the examples in Verilog Examples, on page 112and VHDL Examples, on page 115 for the corresponding code.




With syn\_noprune



Without syn\_noprune


## Effects of Using syn\_noprune: Example 2

The following Technology views show that the instance and black box module are not optimized away when syn\_noprune is applied. For the corresponding Verilog code, see Verilog Example 2: Black Box Declaration, on page 113.



### Effect of Using syn\_noprune: Example 3

In the following VHDL code example, syn\_noprune is applied on both an instance and black box module with unused outputs. For the corresponding code, see For the corresponding VHDL code, see VHDL Black Box Example, on page 117.



# syn\_pad\_type

Attribute

:

Specifies an I/O buffer standard.

| Vendor    | Technology   |
|-----------|--|
| Microsemi | Axcelerator, IGLOO, and ProASIC and newer families |

### syn\_pad\_type Values

| Value  | Description                      |
|--|----------------------------------|
| {buffer}_{standard}<br>For example: IBUF_LVCMOS_18 | Specifies the port I/O standard. |

### Description

Specifies an I/O buffer standard. Refer to I/O Standards, on page 183 and to the vendor-specific documentation for a list of I/O buffer standards available for the selected device family.

#### syn\_pad\_type Syntax

| Default        |                             | Global Attribute                | Object                             |                 |
|----------------|-----------------------------|---------------------------------|------------------------------------|-----------------|
| Not Applicable |                             | No                              |                                    |                 |
| FDC            | <i>portType</i><br>For exam | <pre>syn_pad_type {io_sta</pre> | ndard {p} -delay type              | FDC Example     |
| Verilog        | object <b>I</b> * s         | synthesis syn_pad_ty            | <b>pe =</b> io_standard * <b>I</b> | Verilog Example |
| VHDL           | attribute<br>io_standa      | syn_pad_type of obje<br>ard ;   | ct : objectType <b>is</b>          | VHDL Example    |

## **FDC Example**

|   | Enable | Object Type | Object   | Attribute    | Value     |
|---|--------|-------------|----------|--------------|-----------|
| 1 | •      | port        | p:output | syn_pad_type | LVCMOS_18 |
| 2 |        |             |          |              |           |

| -default_portType                     | <i>PortType</i> can be input, output, or bidir. Setting default_input, default_output, or default_bidir causes all ports of that type to have the same I/0 standard applied to them. |  |
|---------------------------------------|--|--|
| -delay_type portType                  | PortType can be input, output, or bidir.   |  |
| <pre>syn_pad_type {io_standard}</pre> | Specifies I/O standard (see following table).  |  |

### **Constraint File Examples**

| To set  | Use this syntax   |
|---|---|
| The default for all input<br>ports to the AGP1X pad<br>type | define_io_standard -default_input -delay_type<br>input syn_pad_type {AGP1X} |
| All output ports to the GTL pad type                        | define_io_standard -default_output -delay_type<br>output syn_pad_type {GTL} |
| All bidirectional ports to the CTT pad type                 | define_io_standard -default_bidir -delay_type<br>bidir syn_pad_type {CTT}   |

:

The following are examples of pad types set on individual ports. You cannot assign pad types to bit slices.

```
define_io_standard {in1} -delay_type input
    syn_pad_type {LVCMOS_15}
define_io_standard {out21} -delay_type output
    syn_pad_type {LVCMOS_33}
define_io_standard {bidirbit} -delay_type bidir
    syn_pad_type {LVTTL_33}
```

### Verilog Example

2

```
module top (clk,A,B,PC,P);
input clk;
input A ;
input B, PC;
output reg P/* synthesis syn pad type = "OBUF LVCMOS 18" */;
reg a d,b d;
req m;
always @(posedge clk)
   beqin
      a d <= A;
      b d \ll B;
      m \ll a d + b d;
      Ρ
          <= m + PC;
   end
endmodule
```

## **VHDL Example**

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
library synplify;
use synplify.attributes.all;
entity top is
   port (clk : in std_logic ;
   A : in std_logic_vector(1 downto 0);
```

```
B : in std_logic_vector(1 downto 0);
   PC : in std logic vector(1 downto 0);
   P : out std logic vector(1 downto 0));
attribute syn pad type : string;
attribute syn pad type of P : signal is "OBUF LVCMOS 18";
end top ;
architecture rtl of top is
signal m : std logic vector(1 downto 0);
begin
   process(clk)
      begin
         if (clk'event and clk = '1') then
            m \ll A + B;
            P \ll m + PC;
         end if ;
   end process ;
end rtl ;
```

#### Effect of Using syn\_pad\_type

The following figure shows the netlist output after the attribute is applied:

Verilog output reg P /\*synthesis syn\_pad\_type = "OBUF\_LVCMOS\_18"\*/;

VHDL attribute syn\_pad\_type of P : signal is "OBUF\_LVCMOS\_18";

Net list

:

| [  |     |   |
|----|-----|---|
| İ  | 95  | ,                             |
|    | 96  | (instance m_2_4 (viewRef PRIM (cellRef LUT2_L (libraryRef VIRTEX))) |
| i. | 97  | (property INIT (string "4'h6"))                                     |
|    | 98  | )   |
|    | 99  | (instance P_2_2 (viewRef PRIM (cellRef LUT2_L (libraryRef VIRTEX))) |
|    | 100 | (property INIT (string "4'h6"))                                     |
|    | 101 | )   |
|    | 102 | (instance P_obuf (viewRef PRIM (cellRef OBUF (libraryRef VIRTEX)))  |
|    | 103 | (property IOSTANDARD (string "LVCMOS18"))                           |
|    | 104 | )   |
|    | 105 | (instance PC_ibuf (viewRef PRIM (cellRef IBUF (libraryRef VIRTEX))) |
|    | 100 | . –   |

P&R Files

-----

We can see the effect of syn\_pad\_type in the following P&R files

<projectdirectory>\rev\_l\pr\_l\top.pad(412): T17|P|IOB|IO\_L1P\_GC\_24|OUTPUT|LVCMOS18|24|12|SLOW||||UNLOCATED|NO|NONE|

cyrojectdirectory>\rev\_1\pr\_1\top\_pad.txt(413
[T17 |P |IOB |IO\_L1P\_GC\_24 |OUTPUT |LVCMOS18 |24 |12 |SLOW | | | |UNLOCATED |NO

# syn\_preserve

#### Directive

Prevents sequential optimizations such as constant propagation, inverter push-through, and FSM extraction.

#### syn\_preserve Values


| Value               | Description                    |
|---------------------|--------------------------------|
| 1   true            | Preserves register logic.      |
| 0   false (Default) | Optimizes registers as needed. |

#### Description

The syn\_preserve directive controls whether objects are optimized away. Use syn\_preserve to retain registers for simulation, or to preserve the logic of registers driven by a constant 1 or 0. You can set syn\_preserve on individual registers or on the module/architecture so that the directive is applied to all registers in the module.


For example, assume that the input of a flip-flop is always driven to the same value, such as logic 1. By default, the synthesis tool ties that signal to VCC and removes the flip-flop. Using syn\_preserve on the registered signal prevents the removal of the flip-flop. This is useful when you are not finished with the design but want to do a preliminary run to find the area utilization.

Another use for this attribute is to preserve a particular state machine. When the FSM compiler is enabled, it performs various state-machine optimizations. Use syn\_preserve to retain a particular state machine and prevent it from being optimized away.



With syn\_preserve

:



Without syn\_preserve

When registers are removed during synthesis, the tool issues a warning message in the log file. For example:

@W:...Register bit out2 is always 0, optimizing ...

The syn\_preserve directive is similar to syn\_keep and syn\_noprune, in that it preserves logic. For more information, see Comparison of syn\_keep, syn\_preserve, and syn\_noprune, on page 81, and Preserving Objects from Being Optimized Away, on page 335 in the *User Guide*.

#### syn\_preserve Syntax

| Verilog | <pre>object /* synthesis syn_preserve = 0  1 */</pre>                    | Verilog Example |
|---------|--|-----------------|
| VHDL    | <pre>attribute syn_preserve of object: objectType is true   false;</pre> | VHDL Examples   |

#### **Verilog Example**

In the following example, syn\_preserve is applied to all registers in the module to prevent them from being optimized away. For the results, see Effect of using syn\_preserve, on page 131.

```
module mod preserve (out1,out2,clk,in1,in2)
   /* synthesis syn preserve=1 */;
output out1, out2;
input clk;
input in1, in2;
req out1;
reg out2;
req req1;
reg reg2;
always@ (posedge clk)begin
req1 <= in1 &in2;</pre>
req2 <= in1&in2;</pre>
out1 <= !reg1;</pre>
out2 <= !reg1 & reg2;</pre>
end
endmodule
```

This is an example of setting syn\_preserve on a state register:

```
reg [3:0] curstate /* synthesis syn preserve = 1 */ ;
```

# **VHDL Examples**

This section contains some VHDL code examples:

```
Example 3
    library ieee, symplify;
    use ieee.std logic 1164.all;
```

```
entity simpledff is
   port (q : out std logic vector(7 downto 0);
         d : in std logic vector(7 downto 0);
         clk : in std logic );
-- Turn on flip-flop preservation for the q output
attribute syn preserve : boolean;
attribute syn preserve of q : signal is true;
end simpledff;
architecture behavior of simpledff is
begin
   process(clk)
   begin
      if rising edge(clk) then
   -- Notice the continual assignment of "11111111" to q.
        q <= (others => '1');
      end if;
   end process;
end behavior;
```

## Example 2

In this example, syn\_preserve is used on the signal curstate that is later used in a state machine to hold the value of the state register.

```
architecture behavior of mux is
begin
signal curstate : state_type;
attribute syn_preserve of curstate : signal is true;
-- Other code
```

# Example 3

The results for the following example are shown in Effect of using syn\_preserve, on page 131.

```
library ieee;
use ieee.std_logic_1164.all;
entity mod_preserve is
    port (out1 : out std_logic;
        out2 : out std_logic;
        in1,in2,clk : in std_logic );
end mod_preserve;
```

```
architecture behave of mod_preserve is
attribute syn_preserve : boolean;
attribute syn_preserve of behave: architecture is true;
signal reg1 : std_logic;
signal reg2 : std_logic;
begin
    process
    begin
        wait until clk'event and clk = '1';
        reg1 <= in1 and in2;
        reg2 <= in1 and in2;
        out1 <= not (reg1);
        out2 <= (not (reg1) and reg2) ;
    end process;
end behave;
```


## Effect of using syn\_preserve

The following figure shows reg1 and out2 are preserved during optimization with syn\_preserve.

When syn\_preserve is not set, reg1 and reg2 are shared because they are driven by the same source. out2 gets the result of the AND of reg2 and NOT reg1. This is equivalent to the AND of reg1 and NOT reg1, which is a 0. As this is a constant, the tool removes out2 and the output out2 is always 0.


 Verilog
 mod\_preserve /\* synthesis syn\_preserve = 1 \*/

 VHDL
 attribute syn\_preserve of behave : architecture is true;



With syn\_preserve

:



Without syn\_preserve

# syn\_probe

Attribute.

Inserts probe points for testing and debugging the internal signals of a design.

#### syn\_probe Values

| Value    | Description  |
|----------|--|
| 1/true   | Inserts a probe, and automatically derives a name for the probe port<br>from the net name.   |
| 0/false  | Disables probe generation.   |
| portName | Inserts a probe and generates a port with the specified name. If you include empty square brackets, [], the probe names are automatically indexed to the net name. |

## Description

syn\_probe works as a debugging aid, inserting probe points for testing and debugging the internal signals of a design. The probes appear as ports at the top level. When you use this attribute, the tool also applies syn\_keep to the net.

You can specify values to name probe ports and assign pins to named ports for selected technologies. Pin-locking properties of probed nets will be transferred to the probe port and pad. If empty square brackets [] are used, probe names will be automatically indexed, according to the index of the bus being probed.

The table below shows how to apply syn\_probe values to nets, buses, and bus slices. It indicates what port names will appear at the top level. When the syn\_probe value is 0, probe generation is disabled; when syn\_probe is 1, the probe port name is derived from the net name.

| Net Name      | syn_probe<br>Value | Probe Port                             | Comments  |
|---------------|--------------------|--|---|
| n:ctrl        | 1                  | ctrl_probe_1                           | Probe port name generated by the synthesis tool.  |
| n:ctr         | test_pt            | test_pt                                | For string values on a net, the port name is identical to the syn_probe value.            |
| n:aluout[2]   | test_pt            | test_pt                                | For string values on a bus slice, the port name is identical to the syn_probe value.      |
| n:aluout[2]   | test_pt[ ]         | test_pt[2]                             | The empty square brackets [] indicate<br>that port names will be indexed to net<br>names. |
| n:aluout[2:0] | test_pt[ ]         | test_pt[2]<br>test_pt[1]<br>test_pt[0] | The empty square brackets [] indicate<br>that port names will be indexed to net<br>names. |
| n:aluout[2:0] | test_pt            | test_pt,<br>test_pt_0,<br>test_pt_1    | If a syn_probe value without brackets is applied to a bus, the port names are adjusted.   |

#### syn\_probe Syntax

| Global | Object | Default |
|--------|--------|---------|
| No     | Net    | None    |

The following table shows the syntax used to define this attribute in different files:

| FDC     | <pre>define_attribute {n:netName} syn_probe {probePortname 1 0}</pre>        | FDC Example     |
|---------|--|-----------------|
| Verilog | <pre>object /* synthesis syn_probe = "string"   1   0 */;</pre>              | Verilog Example |
| VHDL    | attribute syn_probe of <i>object</i> : signal is " <i>string</i> "   1   0 ; | VHDL Example    |

### FDC Example

The following examples insert a probe signal into a net and assign pin locations to the ports.

| Enable | Object Type | Object            | Attribute | Value | Value Type | Description          |
|--------|-------------|-------------------|-----------|-------|------------|----------------------|
| 4      | <any></any> | <global></global> | syn_probe | 1     | string     | Send a signal to out |

#### **Verilog Example**

The following example inserts probes on bus alu\_tmp [7:0] and assign pin locations to each of the ports inserted for the probes.

```
module alu(out1, opcode, clk, a, b, sel);
output [7:0] out1;
input [2:0] opcode;
input [7:0] a, b;
input clk, sel;
reg [7:0] alu tmp /* synthesis syn probe="alu1 probe[]"
   syn loc="A5, A6, A7, A8, A10, A11, A13, A14" */;
req [7:0] out1;
// Other code
always @(opcode or a or b or sel)
begin
   case (opcode)
      3'b000:alu tmp <= a+b;
      3'b000:alu tmp <= a-b;
      3'b000:alu tmp <= a^b;
      3'b000:alu tmp <= sel ? a:b;
      default: alu tmp <= a|b;
   endcase
end
always @(posedge clk)
out1 <= alu tmp;</pre>
endmodule
```

#### **VHDL Example**

:

The following example inserts probes on bus alu\_tmp(7 downto 0) and assigns pin locations to each of the ports inserted for the probes.

```
library ieee;
use ieee.std logic 1164.all;
entity alu is
port ( a : in std logic vector(7 downto 0);
     b : in std logic vector(7 downto 0);
   opcode : in std logic vector(2 downto 0);
      clk : in std logic;
   out1 : out std logic vector(7 downto 0) );
end alu;
architecture rtl of alu is
signal alu tmp : std logic vector (7 downto 0);
attribute syn probe : string;
attribute syn probe of alu tmp : signal is "test pt";
attribute syn loc : string;
attribute syn loc of alu tmp : signal is
   "A5, A6, A7, A8, A10, A11, A13, A14";
begin
   process (clk)
     begin
         if (clk'event and clk = '1') then
         out1 <= alu tmp;</pre>
         end if;
      end process;
   process (opcode, a, b)
      begin
         case opcode is
         when "000"
                      => alu tmp <= a and b;
        when "001"
                    => alu tmp <= a or b;
         when "010" => alu tmp <= a xor b;
         when "011" => alu tmp <= a nand b;
        when others => alu tmp <= a nor b;
      end case;
   end process;
end rtl;
```


## Effect of Using syn\_probe

Before applying syn\_probe:

Verilog


reg [7:0] alu\_tmp /\* synthesis syn\_probe="0"\*/

VHDL attribute syn\_probe of alu\_tmp : signal is "0";



After applying syn\_probe with "1":


| Verilog | reg [7:0] alu_tmp /* synthesis syn_probe="1"*/  |
|---------|---|
| VHDL    | attribute syn_probe of alu_tmp : signal is "1"; |



After applying syn\_probe with "test\_pt":


:

Verilogreg [7:0] alu\_tmp /\* synthesis syn\_probe="test\_pt"\*/VHDLattribute syn\_probe of alu\_tmp : signal is "test\_pt";



After applying syn\_probe with "test\_pt[]":

| Verilog | reg [7:0] alu_tmp /* synthesis syn_probe="test_pt[]"*/  |
|---------|---|
| VHDL    | attribute syn_probe of alu_tmp : signal is "test_pt[]"; |



# syn\_radhardlevel

Attribute.

Implements designs with high reliability, using radiation-resistant techniques.

| Vendor    | Technologies   | ΤοοΙ         |
|-----------|--|--------------|
| Microsemi | Anti-fuse (RT, RH and RD radhard devices)<br>ProASIC3, ProASIC3E, ProASIC3L, IGLOO2,<br>SmartFusion2 | Synplify Pro |

Some high reliability techniques are not available or appropriate for all Microsemi families. Use a design technique that is valid for the project. Contact Microsemi technical support for details.

You can apply syn\_radhardlevel globally to the top-level module/architecture or on an individual register output signal (or inferred register in VHDL), and the tool uses the attribute value in conjunction with the Microsemi macro files supplied with the software. For more details about using this attribute, see Specifying syn\_radhardlevel in the Source Code, on page 482 and Working with Radhard Designs, on page 481 in the User Guide.

:

| Value  | Description   |
|--------|---|
| none   | Default. Uses standard design techniques, and does not insert any triple register logic.  |
| сс     | Microsemi Anti-fuse   |
|        | Implements combinational cells with feedback as storage, rather than flip-flop or latch primitives.   |
| tmr    | Microsemi Anti-fuse, ProASIC3, ProASIC3E, ProASIC3L,<br>SmartFusion2, IGLOO2  |
|        | Uses triple module redundancy or triple voting to implement<br>registers. Each register is implemented by three flip-flops or latches<br>that "vote" to determine the state of the register. This option can<br>potentially affect area and timing QoR because of the additional<br>logic inserted, so be sure to check your area and timing goals when<br>you use this option. |
| tmr_cc | Microsemi Anti-fuse   |
|        | Uses triple module redundancy, where each voting register is<br>composed of combinational cells with feedback rather than flip-flop<br>or latch primitives  |

#### syn\_radhardlevel = none | cc | tmr | tmr\_cc

#### syn\_radhardlevel Syntax (Microsemi)

| Name             | Global Attribute | Object   |
|------------------|------------------|--|
| syn_radhardlevel | No               | Module, architecture, register<br>Verilog: output signal<br>VHDL: architecture, signal |

#### The following table summarizes the syntax in different files:

| FDC     | define_attribute { <i>object</i> } syn_radhardlevel<br>{none cc trmr tmr_cc}  | Constraint File Example, on page 143             |
|---------|---|--|
| Verilog | <i>object</i> /* synthesis syn_radhardlevel =<br>none cc trmr tmr_cc */   | Verilog syn_radhardlevel<br>Example, on page 143 |
| VHDL    | attribute syn_rw_conflict_logic : boolean;<br>attribute syn_rw_conflict_logic of <i>Object</i> : Object<br>Type is none cc trmr tmr_cc; | VHDL syn_radhardlevel<br>Example, on page 143    |

#### **Constraint File Example**

define\_attribute {dataout[3:0]} syn\_radhardlevel {tmr}

### Verilog syn\_radhardlevel Example

```
//Top level
module top (clk, dataout, a, b);
input clk;
input a;
input b;
output [3:0] dataout;
M1 inst M1 (a1, M3 out1, clk, rst, M1 out);
// Other code
//Sub modules subjected to DTMR
module M1 (a1, a2, clk, rst, q)
   /* synthesis syn radhardlevel="distributed tmr" */;
input clk;
input signed [15:0] a1,a2;
input clk, rst;
output signed [31:0] q;
// Other code
```

### VHDL syn\_radhardlevel Example

See VHDL Attribute and Directive Syntax, on page 554 for alternate methods for specifying VHDL attributes and directives.

```
library synplify;
architecture top of top is
attribute syn_radhardlevel : string;
attribute syn_radhardlevel of top: architecture is "tmr";
```

-- Other code

# syn\_ramstyle

#### Attribute

Specifies the implementation for an inferred RAM.

| Vendor    | Devices   |
|-----------|---|
| Microsemi | ProASIC3, Fusion, SmartFusion2<br>Older devices |

#### syn\_ramstyle Values

| Default   | Global Attribute | Object                             |
|-----------|------------------|------------------------------------|
| block_ram | Yes              | View, module, entity, RAM instance |

The values for syn\_ramstyle vary with the target technology. The following table lists all the valid syn\_ramstyle values, some of which apply only to certain technologies. For details about using syn\_ramstyle, see RAM Attributes, on page 309 in the *User Guide*.

block\_ram Specifies that the inferred RAM be mapped to the appropriate device-specific memory. It uses the dedicated memory resources in the FPGA.
By default, the software uses deep block RAM configurations instead of wide configurations to get better timing results. Using deeper RAMs reduces the output data delay timing by reducing the MUX logic at the output of the RAMs. By default the software does not use the parity bit for data with this option.
Alternatively, you can specify a *ramType* value. See RAM Type Values and Implementations, on page 145 for details of how memory is implemented for different devices.

| Vendor    | Values                                   | Implementation  | Technology   |
|-----------|--|---|--|
|           | lists vendor-<br>becific <i>ramTyp</i> e | 1 5 1   | ation information, including   |
| RAM Typ   | e Values an                              | d Implementations   |  |
|           |  | e other read-write check co<br>on page 146 for details ab | ontrols. See Read-Write Address<br>out the differences.  |
|           | type valu<br>technolog                   | e such as M512, or with th                                | or in conjunction with a RAM<br>le power value for supported<br>h the no_rw_check option, as the   |
| rw_check  | RAM to p                                 |   | nserts bypass logic around the atch between the RTL and  |
| registers |  | that an inferred RAM be m<br>t technology-specific RAM    | happed to registers (flip-flops and resources.   |
|           | See RAM                                  | Type Values and Imple                                     | mentations, on page 145 for<br>nented for different devices.                                       |
| ramType   | from ven                                 | 1 1   | plementation. Valid values vary<br>pased on device architecture:                                   |
|           |  | e other read-write check co<br>on page 146 for details ab | ontrols. See Read-Write Address<br>out the differences.  |
|           | type valu<br>technolog                   | e such as M512, or with th                                | or in conjunction with a RAM<br>the power value for supported<br>h the rw_check option, as the two |
|           |  | lress. When this option is a t glue logic around the RA   | specified, the synthesis tool does<br>M.   |

By default, the synthesis tool inserts bypass logic around the

indeterminate output values when reads and writes are made to the

inferred RAM to avoid simulation mismatches caused by

| Vendor    | Values    | Implementation     | Technology                                     |  |
|-----------|-----------|--------------------|--|--|
| Microsemi |           | Default: block_ram | ProASIC3/                                      |  |
|           | registers | Registers          | ProASIC3E/<br>ProASIC3L                        |  |
|           |           | Default: Registers | SmartFusion, Fusion<br>IGLOO+, IGLOO<br>IGLOOe |  |

no\_rw\_check

| Vendor | Values    | Implementation | Technology   |
|--------|-----------|----------------|--------------|
|        | Isram     | RAM1K18        | SmartFusion2 |
|        | uram      | RAM64X18       |              |
|        | registers | Registers      |              |

#### Description

The syn\_ramstyle attribute specifies the implementation to use for an inferred RAM. You can apply the attribute globally, to a module, or a RAM instance. You can also use syn\_ramstyle to prevent the inference of a RAM, by setting it to registers. If your RAM resources are limited, you can map additional RAMs to registers instead of RAM resources using this setting.

The syn\_ramstyle values vary with the technology.

#### Read-Write Address Checks

When reads and writes are made to the same address, the output could be indeterminate, and this can cause simulation mismatches. The synthesis tool offers multiple ways to specify how to handle read-write address checking:

| Read Write Control      | Use when  |  |
|-------------------------|---|--|
| syn_ramstyle            | You know your design does not read and write to the same<br>address simultaneously and you want to specify the RAM<br>implementation. The attribute has two mutually-exclusive<br>read-write check options:       |  |
|                         | • Use no_rw_check to eliminate bypass logic. If you enable global RAM inference with the Read Write Check on RAM option, you can use no_rw_check to selectively disable glue logic insertion for individual RAMs. |  |
|                         | • Use rw_check to insert bypass logic. If you disable global RAM inference with the Read Write Check on RAM option, you can use rw_check to selectively enable glue logic insertion for individual RAMs.          |  |
| Read Write Check on RAM | You want to globally enable or disable glue logic insertion for all the RAMs in the design.   |  |

If there is a conflict, the software uses the following order of precedence:

- syn\_ramstyle attribute settings
- Read Write Check on RAM option on the Device panel of the Implementation Options dialog box.

### syn\_ramstyle Syntax

| FDC     | define_attribute { <i>signalname</i> [ <i>bitRange</i> ]} -syn_ramstyle <i>value</i><br>define_global_attribute syn_ramstyle <i>value</i> | FDC Example     |
|---------|---|-----------------|
| Verilog | <pre>object /* synthesis syn_ramstyle = value */</pre>  | Verilog Example |
| VHDL    | attribute syn_ramstyle of object : objectType is value ;  | VHDL Example    |

### **FDC Example**

|   | Enabled | Object Type | Object            | Attribute    | Value      | Val Type | Description                               |
|---|---------|-------------|-------------------|--------------|------------|----------|---|
| 1 | Ø       | <any></any> | <global></global> | syn_ranstyle | select_ran | string   | Special implementation of inferred<br>RAM |

If you edit a constraint file to apply syn\_ramstyle, be sure to include the range of the signal with the signal name. For example:

```
define_attribute {mem[7:0] } syn_ramstyle {registers};
define attribute {mem[7:0] } syn ramstyle {block ram};
```

### **Verilog Example**

```
module ram4 (datain,dataout,clk);
output [31:0] dataout;
input clk;
input [31:0] datain;
reg [7:0] dataout[31:0] /* synthesis syn_ramstyle="block_ram" */;
// Other code
```

### **VHDL Example**

```
library ieee;
use ieee.std_logic_1164.all;
```

:

```
entity ram4 is
   port (d : in std logic vector(7 downto 0);
         addr : in std logic vector(2 downto 0);
        we : in std logic;
         clk : in std logic;
         ram out : out std logic vector(7 downto 0) );
end ram4;
library symplify;
architecture rtl of ram4 is
type mem type is array (127 downto 0) of std logic vector (7
   downto 0);
signal mem : mem type;
-- mem is the signal that defines the RAM
attribute syn ramstyle : string;
attribute syn ramstyle of mem : signal is "block ram";
-- Other code
```

:

# syn\_reference\_clock

#### Attribute.

Specifies a clock frequency other than the one implied by the signal on the clock pin of the register.

| Vendor    | Technology                             | Default Value | Global | Object   |
|-----------|--|---------------|--------|----------|
| Microsemi | SmartFusion2, ProASIC3, older families | -             | -      | Register |

#### Description

syn\_reference\_clock is a way to change clock frequencies other than by using the signal on the clock pin. For example, when flip-flops have an enable with a regular pattern, such as every second clock cycle, use syn\_reference\_clock to have timing analysis treat the flip-flops as if they were connected to a clock at half the frequency.

To use syn\_reference\_clock, define a new clock, then apply its name to the registers you want to change.

| FDC | <pre>define_attribute {register} syn_reference_clock</pre> | FDC     |
|-----|--|---------|
|     | {clockName}  | Example |

### FDC Example

#### define\_attribute {register} syn\_reference\_clock {clockName}

For example:

define\_attribute {myreg[31:0] } syn\_reference\_clock {sloClock}

You can also use syn\_reference\_clock to constrain multiple-cycle paths through the enable signal. Assign the find command to a collection (clock\_enable\_col), then refer to the collection when applying the syn\_reference\_clock constraint.

The following example shows how you can apply the constraint to all registers with the enable signal en40:

```
define_scope_collection clock_enable_col {find -seq * -filter
  (@clock_enable==en40)}
define_attribute {$clock_enable_col} syn_reference_clock {clk2}
```

| Enable | Object Type | Object            | Attribute           | Value | Value Type | Description          |
|--------|-------------|-------------------|---------------------|-------|------------|----------------------|
| •      | <any></any> | <global></global> | syn_reference_clock | 1     | string     | Override the default |

**Note:** You apply syn\_reference\_clock only in a constraint file; you cannot use it in source code.

#### Effect of using syn\_reference\_clock

Before applying attribute:

| Performance Summ |                        |                        |                     |                     |               |                      |  |
|------------------|------------------------|------------------------|---------------------|---------------------|---------------|----------------------|--|
| Worst slack in d | esign: 499.379         |                        |                     |                     |               |                      |  |
| Starting Clock   | Requested<br>Frequency | Estimated<br>Frequency | Requested<br>Period | Estimated<br>Period | Slack         | Clock<br>Type        | Clock<br>Group                           |
| clk<br>ref clk   | 2.0 MHz<br>1.0 MHz     | 1609.5 MHz<br>NA       | 500.000<br>1000.000 | 0.621<br>MA         | 499.379<br>NA | declared<br>declared | default_clkgroup_0<br>default_clkgroup_1 |

#### After applying attribute:

| Performance Summ |                        |                        |                     |                     |               |                      |  |
|------------------|------------------------|------------------------|---------------------|---------------------|---------------|----------------------|--|
| Worst slack in d | esign: 999.379         |                        |                     |                     |               |                      |  |
| Starting Clock   | Requested<br>Frequency | Estimated<br>Frequency | Requested<br>Period | Estimated<br>Period | Slack         | Clock<br>Type        | Clock<br>Group                           |
| clk<br>ref_clk   | 2.0 MHz<br>1.0 MHz     | NA<br>1609.5 MHz       | 500.000<br>1000.000 | IKA<br>0.621        | NA<br>999.379 | declared<br>declared | default_clkgroup_0<br>default_clkgroup_1 |

# syn\_replicate

Attribute

Controls replication of registers during optimization.

| Vendor    | Technologies                   |  |  |
|-----------|--------------------------------|--|--|
| Microsemi | SmartFusion and older families |  |  |

#### syn\_replicate values

| Value | Default | Global | Object   | Description                       |
|-------|---------|--------|----------|-----------------------------------|
| 0     | No      | Yes    | Register | Disables duplication of registers |
| 1     | Yes     | Yes    | Register | Allows duplication of registers   |

#### Description

The synthesis tool automatically replicates registers while optimizing the design and fixing fanouts, packing I/Os, or improving the quality of results.

If area is a concern, you can use this attribute to disable replication either globally or on a per-register basis. When you disable replication globally, it disables I/O packing and other QoR optimizations. When it is disabled, the synthesis tool uses only buffering to meet maximum fanout guidelines.

To disable I/O packing on specific registers, set the attribute to 0. Similarly, you can use it on a register between clock boundaries to prevent replication. Take an example where the tool replicates a register that is clocked by clk1 but whose fanin cone is driven by clk2, even though clk2 is an unrelated clock in another clock group. By setting the attribute for the register to 0, you can disable this replication.

| FDC     | <pre>define_global_attribute syn_replicate {0 1};</pre>   | FDC Example     |
|---------|---|-----------------|
| Verilog | <pre>object /* synthesis syn_replicate = 1   0 */;</pre>  | Verilog Example |
| VHDL    | attribute syn_replicate : boolean;<br>attribute syn_replicate of <i>object</i> : signal is false; | VHDL Example    |

### syn\_replicate Syntax Specification

#### **FDC Example**

:

| Enabled | Object Type | Object            | Attribute     | Value | Val Type | Description                       | Comment |
|---------|-------------|-------------------|---------------|-------|----------|-----------------------------------|---------|
| •       | global      | <global></global> | syn_replicate | 0     | boolean  | Controls replication of registers |         |

### Verilog Example

```
module norep (Reset, Clk, Drive, OK, ADPad, IPad, ADOut);
input Reset, Clk, Drive, OK;
input [6:0] ADOut;
inout [6:0] ADPad;
output [6:0] IPad;
reg [6:0] IPad;
reg DriveA /* synthesis syn replicate = 0 */;
assign ADPad = DriveA ? ADOut : 32'bz;
always @(posedge Clk or negedge Reset)
   if (!Reset)
     begin
        DriveA <= 0;
         IPad <= 0;
      end
   else
     begin
        DriveA <= Drive & OK;
         IPad <= ADPad;
      end
endmodule
```


#### **VHDL Example**

```
library IEEE;
use ieee.std logic 1164.all;
entity norep is
  port (Reset : in std logic;
         Clk : in std logic;
         Drive : in std logic;
         OK : in std logic;
         ADPad : inout std logic vector (6 downto 0);
         IPad : out std logic vector (6 downto 0);
         ADOut : in std logic vector (6 downto 0) );
end norep;
architecture archnorep of norep is
signal DriveA : std logic;
attribute syn replicate : boolean;
attribute syn replicate of DriveA : signal is false;
begin
ADPad <= ADOut when DriveA='1' else (others => 'Z');
   process (Clk, Reset)
  begin
      if Reset='0' then
        DriveA <= '0';
         IPad <= (others => '0');
      elsif rising edge(clk) then
         DriveA <= Drive and OK;
         IPad <= ADPad;
      end if;
   end process;
end archnorep;
```

### Effect of Using syn\_replicate

The following example shows a design without the syn\_replicate attribute:

| Verilog | reg DriveA /*synthesis syn_replicate=1*/  |
|---------|---|
| VHDL    | attribute syn_replicate : boolean;<br>attribute syn_replicate of DriveA : signal is true; |



When you apply syn\_replicate, the registers are not duplicated:

Verilog reg DriveA /\*synthesis syn\_replicate=0\*/

VHDL attribute syn\_replicate : boolean; attribute syn\_replicate of DriveA : signal is false;

### syn\_resources

Attribute

Microsemi ProASIC3, ProASIC3E, ProASIC3L, IGLOO, IGLOOe, IGLOO+, and Fusion

Specifies the resources used inside a black box. It is applied to Verilog black-box modules and VHDL architectures or component definitions.

Return to Summary of Attributes and Directives.

The value of the attribute is any combination of the following:

| Value             | Description                                       |
|-------------------|---|
| blockrams=integer | number of RAM resources                           |
| corecells=integer | number of core cells for Microsemi families only. |

The Microsemi families only support resource values of blockrams and corecells.

### **Constraint File Syntax and Example**

define\_attribute {v:moduleName} syn\_resources
 {blockrams=integer}

define\_attribute {v:moduleName} syn\_resources
 {blockrams=integer|corecells=integer}

You can apply the attribute to more than one kind of resource at a time by separating assignments by a comma (,). For example:

```
define_attribute {v:bb} syn_resources {blockrams=10}
define_attribute {v:bb} syn_resources {corecells=50,blockrams=20}
```

#### Verilog Syntax and Example

object /\* synthesis syn\_resources = "value" \*/;

In Verilog, you can only attach this attribute to a module. Here is an example:

```
module bb (o,i) /* synthesis syn_black_box syn_resources =
    "luts=500,regs=463,blockrams=10" */;
input i;
output o;
endmodule
module top_bb (o,i);
input i;
output o;
bb u1 (o,i);
endmodule
```

#### Verilog Syntax and Example (Microsemi)

:

object /\* synthesis syn\_resources = "value" \*/;

In Verilog, you can only attach this attribute to a module. Here is an example:

```
module bb (o,i) /* synthesis syn_black_box syn_resources =
   "corecells=10,blockrams=5" */;
input i;
output o;
endmodule
module top_bb (o,i);
input i;
output o;
bb u1 (o,i);
endmodule
```

#### VHDL Syntax and Example (Microsemi)

attribute syn\_resources of object: objectType is "string";

See VHDL Attribute and Directive Syntax, on page 554 for different ways to specify VHDL attributes and directives. In VHDL, this attribute can be placed on either an architecture or a component declaration.

```
attribute syn_resources : string;
attribute syn_resources of decoder: component is
   "corecells=500,blockrams=10";
```

-- Other code

:



# syn\_sharing

#### Directive

Enables or disables the sharing of operator resources during the compilation stage of synthesis.

| Technology | Default Value | Global | Object            |
|------------|---------------|--------|-------------------|
| All        | On            | Yes    | Component, module |

#### syn\_sharing Values

| Value                  | Description   |
|------------------------|---|
| off   false            | Does not share resources during the compilation stage of synthesis.                         |
| on   true<br>(Default) | Optimizes the design to perform resource sharing during the compilation stage of synthesis. |

#### Description

The syn\_sharing directive controls resource sharing during the compilation stage of synthesis. This is a compiler-specific optimization that does not affect the mapper; this means that the mapper might still perform resource sharing optimizations to improve timing, even if syn\_sharing is disabled.

You can also specify global resource sharing with the Resource Sharing option in the Project view, from the Project->Implementation Options->Options panel, or with the set\_option -resource\_sharing Tcl command.

resource sharing globally, you can use the syn\_sharing directive to turn on resource sharing for specific modules or architectures. See Sharing Resources, on page 345 in the *User Guide* for a detailed procedure.

#### syn\_sharing Syntax

:

| Verilog | <pre>object /* synthesis syn_sharing="on   off" */ ;</pre>       | Verilog Example |
|---------|--|-----------------|
| VHDL    | attribute syn_sharing of object : objectType is "true   false" ; | VHDL Example    |

#### **Verilog Example**

```
module add (a, b, x, y, out1, out2, sel, en, clk)
   /* synthesis syn sharing=off */;
input a, b, x, y, sel, en, clk;
output out1, out2;
wire tmp1, tmp2;
assign tmp1 = a * b;
assign tmp2 = x * y;
req out1, out2;
always@(posedge clk)
   if (en)
      begin
         out1 <= sel ? tmp1: tmp2;</pre>
      end
   else
      begin
         out2 <= sel ? tmp1: tmp2;</pre>
   end
endmodule
```

#### **VHDL Example**

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity add is
   port (a, b : in std logic vector(1 downto 0);
         x, y : in std logic vector(1 downto 0);
         clk, sel, en: in std logic;
         out1 : out std logic vector(3 downto 0);
         out2 : out std logic vector(3 downto 0)
   );
end add;
architecture rtl of add is
signal tmp1, tmp2: std logic vector(3 downto 0);
begin
   tmp1 <= a * b;</pre>
   tmp2 <= x * y;
attribute syn sharing : string;
attribute syn sharing of add : component is "false";
process(clk) begin
   if clk'event and clk='1' then
      if (en='1') then
         if (sel='1') then
            out1 <= tmp1;</pre>
         else
            out1 <= tmp2;</pre>
         end if;
      else
         if (sel='1') then
            out2 <= tmp1;</pre>
         else
            out2 <= tmp2;</pre>
         end if;
      end if;
   end if;
end process;
end rtl;
```


### Effect of Using syn\_sharing

:

The following example shows the default setting, where resource sharing in the compiler is on:


Verilog module add /\* synthesis syn\_sharing = "on" \*/;

VHDL attribute syn\_sharing of add : component is "true" ;



The next figure shows the same design when resource sharing is off, and two adders are inferred:

| Verilog | <pre>module add /* synthesis syn_sharing = "off" */;</pre> |  |
|---------|--|--|
| VHDL    | attribute syn_sharing of add : component is "false" ;      |  |




# syn\_state\_machine

#### Directive

Enables/disables state-machine optimization on individual state registers in the design. When you disable the FSM Compiler, state-machines are not automatically extracted. To extract some state machines, use this directive with a value of 1 on just those individual state-registers to be extracted. Conversely, when the FSM Compiler is enabled and there are state machines in your design that you do not want extracted, use syn\_state\_machine with a value of 0 to override extraction on just those individual state registers.

Also, when the FSM Compiler is enabled, all state machines are usually detected during synthesis. However, on occasion there are cases in which certain state machines are not detected. You can use this directive to declare those undetected registers as state machines.

The following figure shows an example of two implementations of a state machine: one with the syn\_state\_machine directive enabled, the other with the directive disabled.



See the following HDL syntax and example sections for the source code used to generate the schematics above. See also:

- syn\_encoding, on page 43 for information on overriding default encoding styles for state machines.
- For VHDL designs, syn\_encoding Compared to syn\_enum\_encoding, on page 56 for usage information about these two directives.

#### Verilog Syntax and Examples

:

```
object /* synthesis syn_state_machine = 0 | 1 */;
```

where *object* is a state register. Data type is Boolean: 0 does not extract an FSM, 1 extracts an FSM.

Following is an example of syn\_state\_machine applied to register OUT.

```
module prep3 (CLK, RST, IN, OUT);
input CLK, RST;
input [7:0] IN;
output [7:0] OUT;
reg [7:0] OUT;
reg [7:0] current_state /* synthesis syn_state_machine=1 */;
// Other code
```

Here is the source code used for the example in the previous figure.

```
module FSM1 (clk, in1, rst, out1);
input clk, rst, in1;
output [2:0] out1;
`define s0 3'b000
`define s1 3'b001
`define s2 3'b010
`define s3 3'bxxx
reg [2:0] out1;
reg [2:0] out1;
reg [2:0] state /* synthesis syn_state_machine = 1 */;
reg [2:0] next_state;
always @(posedge clk or posedge rst)
    if (rst) state <= `s0;
    else state <= next_state;</pre>
```

```
// Combined Next State and Output Logic
always @(state or in1)
   case (state)
      `s0 : begin
         out1 <= 3'b000;
         if (in1) next state <= `s1;
         else next state <= `s0;
      end
      `s1 : begin
         out1 <= 3'b001;
         if (in1) next state <= `s2;
         else next state <= `s1;
      end
      `s2 : begin
         out1 <= 3'b010;
         if (in1) next state <= `s3;
         else next state <= `s2;
      end
      default : begin
         out1 <= 3'bxxx;
         next state <= `s0;</pre>
      end
   endcase
endmodule
```

### **VHDL Syntax and Examples**

attribute syn\_state\_machine of object : objectType is true|false ;

where *object* is a signal that holds the value of the state machine. For example:

attribute syn\_state\_machine of current\_state: signal is true;

See VHDL Attribute and Directive Syntax, on page 554 for different ways to specify VHDL attributes and directives.

Following is the source code used for the example in the previous figure.

```
library ieee;
use ieee.std logic 1164.all;
entity FSM1 is
   port (clk,rst,in1 : in std_logic;
         out1 : out std logic vector (2 downto 0) );
end FSM1;
architecture behave of FSM1 is
type state values is ( s0, s1, s2, s3 );
signal state, next state: state values;
attribute syn state machine : boolean;
attribute syn state machine of state : signal is false;
begin
   process (clk, rst)
   begin
      if rst = '1' then
         state <= s0;</pre>
      elsif rising edge(clk) then
         state <= next state;</pre>
      end if;
   end process;
   process (state, in1) begin
      case state is
         when s0 =>
            out1 <= "000";
            if in1 = '1' then next_state <= s1;
               else next state <= s0;
            end if;
         when s1 =>
            out1 <= "001";</pre>
            if in1 = '1' then next state <= s2;
               else next state <= s1;
            end if;
         when s2 =>
            out1 <= "010";</pre>
            if in1 = '1' then next state <= s3;
               else next state <= s2;
            end if;
         when others =>
            out1 <= "XXX"; next state <= s0;</pre>
      end case;
   end process;
end behave;
```

## syn\_tco<n>

Directive

Used with the syn\_black\_box directive; supplies the clock to output timing-delay through a black box.

The syn\_tco<n> directive is one of several directives that you can use with the syn\_black\_box directive to define timing for a black box. See syn\_black\_box, on page 37 for a list of the associated directives.

### **Constraint File Syntax and Example**

The syn\_tco<*n*> directive can be entered as an attribute using the Attribute panel of the SCOPE editor. The information in the object, attribute, and value fields must be manually entered. This is the constraint file syntax for the directive:

#### define\_attribute {v:blackboxModule} syn\_tcon {[!]clock->bundle=value}

For details about the syntax, see the following table:

| <b>v</b> :     | Constraint file syntax that indicates that the directive is attached to the view.   |
|----------------|---|
| blackboxModule | The symbol name of the black-box.   |
| n              | A numerical suffix that lets you specify different clock to output<br>timing delays for multiple signals/bundles.   |
| !              | The optional exclamation mark indicates that the clock is active<br>on its falling (negative) edge.   |
| clock          | The name of the clock signal.   |
| bundle         | A bundle is a collection of buses and scalar signals. The objects<br>of a bundle must be separated by commas with no intervening<br>spaces. A valid bundle is $A,B,C$ , which lists three signals. To<br>assign values to bundles, use the following syntax. The values<br>are in ns. |
|                | [!]clock->bundle=value  |
| value          | Clock to output delay value in ns.  |

Constraint file example:

:

```
define_attribute {v:RCV_CORE} syn_tcol {CLK-> R_DATA_OUT[63:0]=20}
define_attribute {v:RCV_CORE) syn_tco2 {CLK-> DATA_VALID=30}
```

### Verilog Syntax and Example

object /\* syn\_tcon = "[!]clock -> bundle = value" \*/;

See Constraint File Syntax and Example, on page 169 for syntax explanations. The following example defines syn\_tco<*n*> and other black-box constraints:

```
module ram32x4(z,d,addr,we,clk);
/* synthesis syn_black_box syn_tco1="clk->z[3:0]=4.0"
    syn_tpd1="addr[3:0]->z[3:0]=8.0"
    syn_tsu1="addr[3:0]->clk=2.0"
    syn_tsu2="we->clk=3.0" */
output [3:0] z;
input [3:0] d;
input [3:0] addr;
input we;
input clk;
endmodule
```

#### **VHDL Syntax and Examples**

attribute syn\_tcon of object: objectType is "[!]clock -> bundle = value";

In VHDL, there are ten predefined instances of each of these directives in the synplify library: syn\_tpd1, syn\_tpd2, syn\_tpd3, ... syn\_tpd10. If you are entering the timing directives in the source code and you require more than 10 different timing delay values for any one of the directives, declare the additional directives with an integer greater than 10. For example:

```
attribute syn_tcol1 : string;
attribute syn tcol2 : string;
```

See Constraint File Syntax and Example, on page 169 for other syntax explanations.

See VHDL Attribute and Directive Syntax, on page 554 for alternate methods for specifying VHDL attributes and directives.

The following example defines syn\_tco<*n*> and other black-box constraints:

```
-- A USE clause for the Synplify Attributes package
-- was included earlier to make the timing constraint
-- definitions visible here.
architecture top of top is
component Dpram10240x8
  port (
-- Port A
     ClkA, EnA, WeA: in std logic;
     AddrA : in std logic vector (13 downto 0);
     DinA : in std logic vector(7 downto 0);
     DoutA : out std logic vector(7 downto 0);
-- Port B
     ClkB, EnB: in std logic;
     AddrB : in std logic vector(13 downto 0);
     DoutB : out std logic vector(7 downto 0) );
end component;
attribute syn black box : boolean;
attribute syn tsu1 : string;
attribute syn_tsu2
                      : string;
attribute syn tcol
                      : string;
attribute syn_tco2
                       : string;
attribute syn isclock : boolean;
attribute syn black box of Dpram10240x8 : component is true;
attribute syn tsul of Dpram10240x8 : component is
   "EnA,WeA,AddrA,DinA -> ClkA = 3.0";
```

Copyright © 2013 Synopsys, Inc. 171

```
attribute syn_tcol of Dpram10240x8 : component is
   "ClkA -> DoutA[7:0] = 6.0";
attribute syn_tsu2 of Dpram10240x8 : component is
   "EnB,AddrB -> ClkB = 3.0";
attribute syn_tco2 of Dpram10240x8 : component is
   "ClkB -> DoutB[7:0] = 13.0";
-- Other code
```

### Verilog-Style Syntax in VHDL for Black Box Timing

:

In addition to the syntax used in the code above, you can also use the following Verilog-style syntax to specify black-box timing constraints:

```
attribute syn_tcol of inputfifo_coregen : component is
    "rd_clk->dout[48:0]=3.0";
```

# syn\_tpd<n>

Directive

Used with the syn\_black\_box directive; supplies information on timing propagation for combinational delay through a black box.

The syn\_tpd<n> directive is one of several directives that you can use with the syn\_black\_box directive to define timing for a black box. See syn\_black\_box, on page 37 for a list of the associated directives.

### **Constraint File Syntax and Example**

You can enter the syn\_tpd<*n*> directive as an attribute using the Attribute panel of the SCOPE editor. The information in the object, attribute, and value fields must be manually entered. This is the constraint file syntax:

#### define\_attribute {v:blackboxModule} syn\_tpdn {bundle->bundle=value}

For details about the syntax, see the following table:

| <b>v</b> :     | Constraint file syntax that indicates that the directive is attached to the view.   |
|----------------|---|
| blackboxModule | The symbol name of the black-box.   |
| n              | A numerical suffix that lets you specify different input to output timing delays for multiple signals/bundles.  |
| bundle         | A bundle is a collection of buses and scalar signals. The objects of a bundle must be separated by commas with no intervening spaces. A valid bundle is A,B,C, which lists three signals. The values are in ns. |
|                | "bundle->bundle=value"  |
| value          | Input to output delay value in ns.  |

#### Constraint file example:

define\_attribute {v:MEM} syn\_tpd1 {MEM\_RD->DATA\_OUT[63:0]=20}

### Verilog Syntax and Example

object /\* syn\_tpdn = "bundle -> bundle = value" \*/;

See Constraint File Syntax and Example, on page 173 for an explanation of the syntax. This is an example of syn\_tpd<*n*> along with some of the other black-box timing constraints:

```
module ram32x4(z,d,addr,we,clk); /* synthesis syn_black_box
    syn_tpd1="addr[3:0]->z[3:0]=8.0"
    syn_tsu1="addr[3:0]->clk=2.0"
    syn_tsu2="we->clk=3.0" */
output [3:0] z;
input [3:0] d;
input [3:0] addr;
input we;
input clk;
endmodule
```

### VHDL Syntax and Examples

attribute syn\_tpdn of object: objectType is "bundle -> bundle = value";

In VHDL, there are 10 predefined instances of each of these directives in the synplify library, for example: syn\_tpd1, syn\_tpd2, syn\_tpd3, ... syn\_tpd10. If you are entering the timing directives in the source code and you require more than 10 different timing delay values for any one of the directives, declare the additional directives with an integer greater than 10. For example:

```
attribute syn_tpdl1 : string;
attribute syn_tpdl1 of bitreg : component is
  "di0,di1 -> do0,do1 = 2.0";
attribute syn_tpdl2 : string;
attribute syn_tpdl2 of bitreg : component is
  "di2,di3 -> do2,do3 = 1.8";
```

See Constraint File Syntax and Example, on page 173 for an explanation of the syntax.

See VHDL Attribute and Directive Syntax, on page 554 for different ways to specify VHDL attributes and directives.

The following is an example of assigning syn\_tpd<*n*> along with some of the black box constraints. See Verilog-Style Syntax in VHDL for Black Box Timing, on page 172 for another way.

-- A USE clause for the Symplify Attributes package was included -- earlier to make the timing constraint definitions visible here. architecture top of top is component rcf16x4z port (ad0, ad1, ad2, ad3 : in std logic; di0, di1, di2, di3 : in std logic; clk, wren, wpe : in std logic; tri : in std logic; do0, do1, do $\overline{2}$ , do3 : out std logic ); end component; attribute syn tpd1 of rcf16x4z : component is "ad0,ad1,ad2,ad3 -> do0,do1,do2,do3 = 2.1"; attribute syn tpd2 of rcf16x4z : component is "tri -> do0, do1, do2, do3 = 2.0"; attribute syn tsul of rcf16x4z : component is "ad0,ad1,ad2,ad3 -> clk = 1.2"; attribute syn tsu2 of rcf16x4z : component is "wren, wpe -> clk = 0.0"; -- Other code

# syn\_tristate

Directive

Specifies that an output port, on a module defined as a black box, is a tristate. Use this directive to eliminate multiple driver errors if the output of a black box has more than one driver. A multiple driver error is issued unless you use this directive to specify that the outputs are tristate.

### Verilog Syntax and Examples

```
object /* synthesis syn_tristate = 1 */;
```

where *object* can be black-box output ports. For example:

```
module BUFE(O, I, E); /* synthesis syn_black_box */
    output O /* synthesis syn_tristate = 1 */;
```

// Other code

### syn\_tsu<n>

#### Directive

Used with the syn\_black\_box directive; supplies information on timing setup delay required for input pins (relative to the clock) in the black box.

The syn\_tsu<n> directive is one of several directives that you can use with the syn\_black\_box directive to define timing for a black box. See syn\_black\_box, on page 37 for a list of the associated directives.

### **Constraint File Syntax and Example**

The syn\_tsu<*n*> directive can be entered as an attribute using the Attribute panel of the SCOPE editor. The information in the object, attribute, and value fields must be manually entered. The constraint file syntax for the directive is:

#### define\_attribute {v:blackboxModule} syn\_tsun {bundle->[!]clock=value}

For details about the syntax, see the following table:

| <b>v</b> :     | Constraint file syntax that indicates that the directive is attached to the view.   |
|----------------|---|
| blackboxModule | The symbol name of the black-box.   |
| n              | A numerical suffix that lets you specify different clock to output timing delays for multiple signals/bundles.  |
| bundle         | A collection of buses and scalar signals. The objects of a bundle<br>must be separated by commas with no intervening spaces. A<br>valid bundle is A,B,C, which lists three signals. The values are in<br>ns. This is the syntax to define a bundle: |
|                | bundle->[!]clock=value  |
| !              | The optional exclamation mark indicates that the clock is active<br>on its falling (negative) edge.   |
| clock          | The name of the clock signal.   |
| value          | Input to clock setup delay value in ns.   |

Constraint file example:

define\_attribute {v:RTRV\_MOD} syn\_tsu4 {RTRV\_DATA[63:0]->!CLK=20}

### Verilog Syntax and Example

object /\* syn\_tsun = "bundle -> [!]clock = value" \*/;

For syntax explanations, see Constraint File Syntax and Example, on page 177.

This is an example that defines syn\_tsu<*n*> along with some of the other black-box constraints:

```
module ram32x4(z,d,addr,we,clk);
/* synthesis syn_black_box syn_tpd1="addr[3:0]->z[3:0]=8.0"
    syn_tsu1="addr[3:0]->clk=2.0" syn_tsu2="we->clk=3.0" */
output [3:0] z;
input [3:0] d;
input [3:0] addr;
input we;
input clk;
endmodule
```

### VHDL Syntax and Examples

attribute syn\_tsun of object: objectType is "bundle -> [!]clock = value";

In VHDL, there are 10 predefined instances of each of these directives in the synplify library, for example: syn\_tsu1, syn\_tsu2, syn\_tsu3, ... syn\_tsu10. If you are entering the timing directives in the source code and you require more than 10 different timing delay values for any one of the directives, declare the additional directives with an integer greater than 10:

```
attribute syn_tsul1 : string;
attribute syn_tsul1 of bitreg : component is
  "di0,di1 -> clk = 2.0";
attribute syn_tsul2 : string;
attribute syn_tsul2 of bitreg : component is
  "di2,di3 -> clk = 1.8";
```

For other syntax explanations, see Constraint File Syntax and Example, on page 177.

See VHDL Attribute and Directive Syntax, on page 554 for different ways to specify VHDL attributes and directives. For this directive, you can also use the following Verilog-style syntax to specify it, as described in Verilog-Style Syntax in VHDL for Black Box Timing, on page 172.

The following is an example of assigning syn\_tsu<*n*> along with some of the other black-box constraints:

```
-- A USE clause for the Synplify Attributes package
-- was included earlier to make the timing constraint
-- definitions visible here.
architecture top of top is
component rcf16x4z
   port (ad0, ad1, ad2, ad3 : in std logic;
         di0, di1, di2, di3 : in std logic;
         clk, wren, wpe : in std logic;
         tri : in std logic;
         do0, do1, do2, do3 : out std logic );
end component;
attribute syn tcol of rcfl6x4z : component is
   ad0, ad1, ad2, ad3 \rightarrow do0, do1, do2, do3 = 2.1";
attribute syn tpd2 of rcf16x4z : component is
   "tri -> do0, do1, do2, do3 = 2.0";
attribute syn tsul of rcf16x4z : component is
   "ad0,ad1,ad2,ad3 -> clk = 1.2";
attribute syn tsu2 of rcf16x4z : component is
   "wren, wpe -> clk = 0.0";
-- Other code
```

# translate\_off/translate\_on

#### Directive

Allows you to synthesize designs originally written for use with other synthesis tools without needing to modify source code. All source code that is between these two directives is ignored during synthesis.

Another use of these directives is to prevent the synthesis of stimulus source code that only has meaning for logic simulation. You can use translate\_off/translate\_on to skip over simulation-specific lines of code that are not synthesizable.

When you use translate\_off in a module, synthesis of all source code that follows is halted until translate\_on is encountered. Every translate\_off must have a corresponding translate\_on. These directives cannot be nested, therefore, the translate\_off directive can only be followed by a translate\_on directive.

**Note:** See also, pragma translate\_off/pragma translate\_on, on page 31. These directives are implemented the same in the source code.

### Verilog Syntax and Example

The Verilog syntax for these directives is as follows:

```
/* synthesis translate_off */
```

/\* synthesis translate\_on \*/

For example:

module test(input a, b, output c);

//synthesis translate\_off assign c=a&b

//synthesis translate\_on
assign c=a|b;
endmodule

For SystemVerilog designs, you can alternatively use the synthesis\_off/synthesis\_on directives. The directives function the same as the translate\_off/translate\_on directives to ignore all source code contained between the two directives during synthesis.

For Verilog designs, you can use the synthesis macro with the Verilog 'ifdef directive instead of the translate on/off directives. See synthesis Macro, on page 361 for information.

### **VHDL Syntax and Example**

For VHDL designs, you can alternatively use the synthesis\_off/synthesis\_on directives. Select Project->Implementation Options->VHDL and enable the Synthesis On/Off Implemented as Translate On/Off option. This directs the compiler to treat the synthesis\_off/on directives like translate\_off/on and ignore any code between these directives.

See VHDL Attribute and Directive Syntax, on page 554 for different ways to specify VHDL attributes and directives.

The following is the VHDL syntax for translate-off/translate\_on:

#### synthesis translate\_off

synthesis translate\_on

For example:

architecture behave of ram4 is begin

-- synthesis translate\_off stimulus: process (clk, a, b)

-- Source code you DO NOT want synthesized

end process; -- synthesis translate on

-- Other source code you WANT synthesized

1

#### **VHDL Syntax and Example**

:

attribute syn\_sharing of object: objectType is " true | false";

where *object* is an architecture name. See VHDL Attribute and Directive Syntax, on page 554 for different ways to specify VHDL attributes and directives.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity alu is
    port (a, b : in std_logic_vector (7 downto 0);
        opcode: in std_logic_vector (1 downto 0);
        clk: in std_logic;
        result: out std_logic_vector (7 downto 0) );
end alu;
architecture behave of alu is
-- Turn on resource sharing for the architecture.
attribute syn_sharing of behave : architecture is "on";
begin
-- Behavioral source code for the design goes here.
end behave;
```

# Index

# Symbols

.edf file. See edif file

# A

alspin 16 alspreserve 18 attributes alphabetical summary 7 custom 55 global attribute summary 11 specifying in the SCOPE spreadsheet 4 specifying, overview of methods 4 Attributes panel, SCOPE spreadsheet 4

# В

black box directives black box pad pin 20 black\_box\_tri\_pins 22 syn black box 37 syn isclock 77 syn\_resources 155 syn\_tco 169 syn\_tpd 173 syn\_tristate 176 svn tsu 177 black boxes directives. See black box directives source code directives 38 timing directives 173 black\_box\_pad\_pin directive 20 black box tri pins directive 22 buffers clock. See clock buffers global. See global buffers

### С

case statement default 25

clock buffers assigning resources 108 clocks on black boxes 77 code ignoring with pragma translate off/on 31 compiler loop iteration, loop\_limit 27 loop iteration, syn\_looplimit 88 custom attributes 55

# D

define\_attribute syntax 5 define\_false\_path using with syn\_keep 79 define\_global\_attribute summary 11 syntax 5 define\_multicycle\_path using with syn\_keep 79

### E

edif file hierarchy generation 101 scalar and array ports 107 syn\_netlist\_hierarchy attribute 101 syn\_noarrayports attribute 107 enumerated types syn\_enum\_encoding directive 52

### F

fanout limits overriding default 90 syn\_maxfan attribute 90 FSMs syn\_encoding attribute 43 full\_case directive 24

### G

global attributes summary 11 global buffers defining 57

# Η

hierarchy flattening with syn\_hier 62 flattening with syn\_netlist\_hierarchy 101 high reliability syn\_radhardlevel 141

# I

I/O packing disabling with syn\_replicate 151 instances preserving with syn\_noprune 111

### L

loop\_limit directive 27

### Μ

Microsemi alsloc attribute 14 alspin attribute 16 alspreserve attribute 18 assigning I/O ports 16 preserving relative placement 14 syn\_radhardlevel attribute 141 multicycle paths syn\_reference\_clock 149 multipliers, implementing 96

### Ν

netlist hierarchy, controlling 101 nets preserving (Microsemi) 18 preserving with alspreserve (Microsemi) 18 preserving with syn\_keep 79

### Ρ

pad locations See also pin locations parallel\_case directive 29 pin locations forward annotating 85 Microsemi 16 pragma translate\_off directive 31 priority encoding 29 probes inserting 133

### R

RAMs implementation styles 144, 148 technology support 145 registers preserving with syn\_preserve 127 relative location alsloc (Microsemi) 14 replication disabling 151 resource sharing syn\_sharing directive 159

# S

SCOPE spreadsheet Attributes panel 4 sequential optimization, preventing with syn\_preserve 127 simulation mismatches full case directive 26 state machines enumerated types 52 extracting 164 syn\_black\_box directive 37 syn\_encoding compared with syn\_enum\_encoding directive 56 using with enum\_encoding 55 syn\_encoding attribute 43 syn\_enum\_encoding using with enum\_encoding 55 syn\_enum\_encoding directive 52 compared with syn\_encoding attribute 56

syn\_global\_buffers attribute 57 svn hier using with fanout guides 90 syn hier attribute 62 syn insert buffer attribute 70 syn\_isclock directive 77 syn keep compared with syn\_preserve and syn\_noprune directives 81 syn keep directive 79 syn loc attribute 85 syn\_looplimit directive 88 syn maxfan attribute 90 syn multstyle attribute 96 syn\_netlist\_hierarchy attribute 101 syn\_noarrayports attribute 107 syn noclockbuf attribute 108 using with fanout guides 91 syn noprune directive 111 syn\_preserve compared with syn\_keep and syn\_noprune 128 syn\_preserve directive 127 syn\_probe attribute 133 syn\_radhardlevel Microsemi options 142 Microsemi syntax 142 TMR. See TMR, distributed TMR syn\_radhardlevel attribute 141 syn\_ramstyle attribute 144 syn\_reference\_clock attribute 149 syn\_replicate using with fanout guides 91 syn\_replicate attribute 151 syn\_resources attribute 155 syn\_sharing directive 159 syn\_state\_machine directive 164 syn\_tco directive 169 syn tpd directive 173 black-box timing 173, 177 syn tristate directive 176 syn\_tsu directive 177 black-box timing 177 syn\_vote\_loops Attribute 180 synthesis\_off directive 181 synthesis on directive 181 SystemVerilog ignoring code with synthesis\_off/on 181 SystemVerilog data types assignment for syn\_keep 80

#### Т

timing syn\_tco directive 169 syn\_tpd directive 173 syn\_tsu directive 177 TMR 141 Microsemi syn\_radhardlevel 141 translate\_off directive 180 translate\_on directive 180 triple module redundancy (tmr) 141 tristates black\_box\_tri\_pins directive 22 syn\_tristate directive 176

### V

Verilog ignoring code with translate off/on 180 syn\_keep on multiple nets 79

#### W

wires, preserving with syn\_keep directive 79