AC423
Application Note
SmartFusion2 SoC FPGA and IGLOO2 FPGA Ethernet Solutions
Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer’s responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided “as is, where is” and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world’s standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.
Contents

1 Revision History .............................................................. 1
  1.1 Revision 4.0 ................................................................ 1
  1.2 Revision 3.0 ................................................................ 1
  1.3 Revision 2.0 ................................................................ 1
  1.4 Revision 1.0 ................................................................ 1

2 SmartFusion2 SoC FPGA and IGLOO2 FPGA Ethernet Solutions ................. 2
  2.1 Introduction ................................................................. 2
  2.2 SmartFusion2 and IGLOO2 Hardware Kit Support ......................... 3
  2.3 SmartFusion2 and IGLOO2 Ethernet IP Core Support ....................... 3
  2.4 SmartFusion2 MSS MAC Supported Features ................................. 4
  2.5 SmartFusion2 and IGLOO2 XAUI Mode Supported Features ............ 5
  2.6 SmartFusion2 and IGLOO2 CoreTSE MAC (IP Core) Supported Features 5
  2.7 SmartFusion2 and IGLOO2 Core10100 MAC (IP Core) Supported Features 6
  2.8 SmartFusion2 and IGLOO2 Hardware Evaluation Kit Ethernet PHY, RJ45, and SFP Support 6
  2.9 SmartFusion2 and IGLOO2 Ethernet Features Block Diagrams .......... 7
    2.9.1 10M/100M Ethernet .............................................. 7
    2.9.2 10M/100M/1000M Ethernet ..................................... 8
    2.9.3 10G Ethernet ..................................................... 10

3 Appendix: Ethernet Interface with RJ45/SFP ............................................ 11

4 Glossary ................................................................. 12
# Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>RJ45 Connections Through MII</td>
<td>7</td>
</tr>
<tr>
<td>2</td>
<td>RJ45 Connections Through RMII</td>
<td>7</td>
</tr>
<tr>
<td>3</td>
<td>RJ45 Connections Through GMII</td>
<td>8</td>
</tr>
<tr>
<td>4</td>
<td>RJ45 Connections Through CoreSGMII</td>
<td>8</td>
</tr>
<tr>
<td>5</td>
<td>RJ45 Connections Through RGMII</td>
<td>8</td>
</tr>
<tr>
<td>6</td>
<td>RJ45 Connections Through SGMII with MSS MAC</td>
<td>9</td>
</tr>
<tr>
<td>7</td>
<td>RJ45 Connections Through SGMII with CoreTSE MAC</td>
<td>9</td>
</tr>
<tr>
<td>8</td>
<td>SFP Connections Through MAX24288 Chip</td>
<td>9</td>
</tr>
<tr>
<td>9</td>
<td>XAUI External PHY Connection</td>
<td>10</td>
</tr>
<tr>
<td>10</td>
<td>Ethernet Interface with RJ45/SFP</td>
<td>11</td>
</tr>
</tbody>
</table>
# Tables

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Table 1</td>
<td>Hardware Kits</td>
<td>3</td>
</tr>
<tr>
<td>Table 2</td>
<td>SmartFusion2 MSS MAC Ethernet Interface Support</td>
<td>4</td>
</tr>
<tr>
<td>Table 3</td>
<td>SmartFusion2 XAU1 SERDESIF Support</td>
<td>5</td>
</tr>
<tr>
<td>Table 4</td>
<td>SmartFusion2/IGLOO2 CoreTSE MAC (IP Core) Support</td>
<td>5</td>
</tr>
<tr>
<td>Table 5</td>
<td>SmartFusion2 Core10100 MAC (IP Core) Support</td>
<td>6</td>
</tr>
<tr>
<td>Table 6</td>
<td>SmartFusion2 and IGLOO2 Hardware Kits PHY, RJ45, and SFP Module Support</td>
<td>6</td>
</tr>
</tbody>
</table>
The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the current publication.

1.1 Revision 4.0
The following is a summary of the changes made in revision 4.0 of this document.

- Information about the two versions of the CoreTSE IP was added. For more information, see SmartFusion2 and IGLOO2 Ethernet IP Core Support, page 3.
- Information about GMII connections through the CoreSGMII IP was added. For more information, see RJ45 Connections Through GMII, page 8.

1.2 Revision 3.0
The document title was updated.

1.3 Revision 2.0
The document was updated for SAR 60856.

1.4 Revision 1.0
Revision 1.0 was the first publication of this document.
2 SmartFusion2 SoC FPGA and IGLOO2 FPGA Ethernet Solutions

Microsemi SmartFusion®2 SoC FPGAs and IGLOO®2 FPGAs provide a complete range of solutions to use with IEEE 802.3 standard-compliant Ethernet ports for chip-to-chip, board-to-board, or backplane interconnects. The device’s features and soft fabric IP blocks offer solutions for use within embedded systems or for networking over copper or fiber-optic media. The solutions reduce design risk and shorten development times for Ethernet design applications.

The high-speed serial interface (SERDESIF) of SmartFusion2 and IGLOO2 devices supports IEEE 802.3 GbE physical medium attachment (PMA) layers of the protocol. The SerDes supports IEEE 802.3 1000Base-X (1GbE) PMA layer of the protocol and SGMII specifications. These integrate with soft IP, enabling complete protocols implemented in a single device for handling the data link layer and Ethernet frame creation.

This application note highlights the Ethernet features, interfaces, and modes supported by the SmartFusion2 and IGLOO2 families. It provides block diagrams to describe the connections required inside and outside the device to support Ethernet data rates ranging from 10M/100M up to 10G.

2.1 Introduction

SmartFusion2 SoC FPGA integrates fourth-generation flash-based FPGA fabric, an ARM Cortex-M3 processor, and high-performance communication interfaces on a single-chip.

The microcontroller subsystem (MSS) of the SmartFusion2 device has an instance of the triple-speed Ethernet (TSE) MAC peripheral. The MSS MAC can be configured to support the following data transfer rates (line speeds) between the SmartFusion2 device and the Ethernet Network.

- 10 Mbps
- 100 Mbps
- 1000 Mbps

For more information about the MSS MAC, see the SmartFusion2 Microcontroller Subsystem User Guide.

SmartFusion2 SoC FPGA supports 10-Gbps attachment unit interface (XAUI) using the XAUI extender block inside the SERDESIF block. For more information about XAUI SERDESIF, see the SmartFusion2 High Speed Serial Interfaces User Guide.

The Core10100 and CoreTSE MAC IP cores run in the FPGA fabric to support 10/100 Mbps and 10/100/1000 Mbps Ethernet speeds, respectively, in SmartFusion2 and IGLOO2 devices.

In SmartFusion2 devices, Ethernet functionality is achieved by using either the embedded MSS Ethernet MAC or the Core10100/CoreTSE MAC IP core, an Ethernet PHY, and standard Ethernet interfaces (MII/RMII/GMII/ RGMII/SGMII/1000BASE-X XAUI).

IGLOO2 devices do not include an embedded MAC. In IGLOO2 devices, Ethernet functionality is achieved by using the Core10100 or CoreTSE MAC IP core, an Ethernet PHY, and standard Ethernet interfaces (such as GMII/SGMII, 1000BASE-X, and XAUI). For more information about IGLOO2 FPGA products, see www.microsemi.com/products/fpga-soc/fpga/igloo2-fpga.
2.2 SmartFusion2 and IGLOO2 Hardware Kit Support

The following table lists SmartFusion2 and IGLOO2 hardware kits that support Ethernet interfaces.

<table>
<thead>
<tr>
<th>Kit Name</th>
<th>Version</th>
</tr>
</thead>
<tbody>
<tr>
<td>SmartFusion2 Starter Kit. For more information, see the SmartFusion2 Starter Kit Guide.</td>
<td>Version 1A</td>
</tr>
<tr>
<td>SmartFusion2 Development Kit. For more information, see the SmartFusion2 Development Kit User Guide.</td>
<td>Rev C or later</td>
</tr>
<tr>
<td>SmartFusion2 Evaluation Kit. For more information, see the SmartFusion2 Evaluation Kit User Guide.</td>
<td>Rev C</td>
</tr>
<tr>
<td>IGLOO2 Evaluation Kit. For more information, see the IGLOO2 FPGA Evaluation Kit User Guide.</td>
<td>Rev C</td>
</tr>
<tr>
<td>SmartFusion2 Advanced Development Kit. For more information, see UG0557: SmartFusion2 SoC FPGA Advanced Development Kit User Guide.</td>
<td>Rev A</td>
</tr>
</tbody>
</table>

2.3 SmartFusion2 and IGLOO2 Ethernet IP Core Support

IP cores included in the Microsemi IP Catalog are pre-designed and verified to be used in Ethernet interface solutions. Some of the Ethernet IP cores, listed in this section, function independently to provide the complete Ethernet PHY and MAC functionality. Others work in collaboration with SmartFusion2 MSS MAC to provide a solution.

Microsemi provides the following IP cores for Ethernet Solutions.

**CoreTSE (Optional PHY + MAC IP Core)**

CoreTSE is a soft IP core that is implemented in the FPGA Fabric to achieve 10/100/1000 Mbps Ethernet speeds. CoreTSE provides a physical layer interface of either ten-bit interface (TBI) or GMII. CoreTSE is available in Libero® SoC SmartDesign IP catalog.

The CoreTSE IP is available in two versions:

- CoreTSE_AHB: Designed for AMBA AHB applications; uses the AHB interface for both transmit and receive paths.
- CoreTSE: Designed for wire-speed store-and-forward throughput (non-AMBA AHB applications); accesses the MAC directly using a streaming packet interface.

For more information, see the CoreTSE Handbook and CoreTSE_AHB Handbook.

**Core10100 (MAC IP Core)**

Core10100 is a MAC that supports 10/100 Mbps Ethernet traffic. Core10100 MAC supports an MII/RMII physical layer interface, and is a soft IP core that is available from Libero SoC SmartDesign IP catalog.

For more information, see Core10100 Handbook.

**Note:** If the application requires two MACs, Core10100 MAC can be used in conjunction with the SmartFusion2 embedded MSS MAC to provide the required functionality.

**CoreRMII**

CoreRMII provides an interface to convert standard media independent interface (MII) signals to reduced MII (RMII). The 16-signal MII is converted into six-signal RMII to achieve 10/100 Mbps Ethernet speed. This soft IP works in conjunction with the SmartFusion2 embedded MSS MAC. For more information, see CoreRMII Handbook.
CoreRGMII

CoreRGMII provides an interface to convert standard gigabit MII (GMII) signals to reduced GMII (RGMII). The 24-signal GMII is converted into 12-signal RMII to achieve 10/100/1000 Mbps Ethernet speed. This soft IP works in conjunction with the SmartFusion2 embedded MSS MAC. For more information, go to Microsemi website microsemi.com/products/ip/search.

10 Gigabit Ethernet Soft IP

Microsemi does not provide a 10Gbps Ethernet MAC soft core. A licensed third-party 10-gigabit Ethernet soft IP core is required in the FPGA fabric to act as MAC to control the XAUI interface and handle 10-Gbps Ethernet traffic.

IP cores are accessed through the Libero suite of development tools available in the SmartDesign IP catalog. See www.microsemi.com/products/fpga-soc/design-resources/ip-cores for a list of available Microsemi IP Cores.

2.4 SmartFusion2 MSS MAC Supported Features

The following table provides details about the Ethernet interfaces supported by SmartFusion2 MSS MAC.

Notes:

• CoreRMII or CoreRGMII soft IP core is required in addition to the MSS MAC to achieve RMII, RGMII, and SGMII functionality in SmartFusion2 devices.

• The SERDESIF block required for SGMII support in the MSS MAC requires the use of the high-speed serial interface configurator GUI in Libero, as well as the Libero SoC System Builder. For more information about SGMII support with the SmartFusion2 SERDESIF block, see the SmartFusion2 High Speed Serial Interfaces User Guide.

<table>
<thead>
<tr>
<th>Interface</th>
<th>Ethernet MAC and Additional IP Core(s) Required</th>
<th>Ethernet Mode Supported</th>
<th>SmartFusion2 Board Support</th>
<th>Y/N</th>
</tr>
</thead>
<tbody>
<tr>
<td>MII</td>
<td>MSS MAC</td>
<td>10/100BASE-T</td>
<td>Starter Kit</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Development Kit</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Evaluation Kit</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Advanced Development Kit</td>
<td>Yes</td>
</tr>
<tr>
<td>RMII</td>
<td>MSS MAC + CoreRMII</td>
<td>10/100BASE-T</td>
<td>Starter Kit</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Development Kit</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Evaluation Kit</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Advanced Development Kit</td>
<td>Yes</td>
</tr>
<tr>
<td>GMII</td>
<td>MSS MAC</td>
<td>10/100/1000BASE-T</td>
<td>Starter Kit</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Development Kit</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Evaluation Kit</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Advanced Development Kit</td>
<td>Yes</td>
</tr>
<tr>
<td>RGMII</td>
<td>MSS MAC + CoreRGMII</td>
<td>10/100/1000BASE-T</td>
<td>Starter Kit</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Development Kit</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Evaluation Kit</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Advanced Development Kit</td>
<td>Yes</td>
</tr>
</tbody>
</table>
2.5 **SmartFusion2 and IGLOO2 XAUI Mode Supported Features**

The SmartFusion2 device supports the XAUI interface for 10-Gbps Ethernet speed. The SmartFusion2 MSS MAC supports only 10/100/1000 Mbps Ethernet speed. However, a third-party licensed 10-Gigabit Ethernet soft IP core can be used in SmartFusion2 or IGLOO2 FPGA fabric to achieve 10-Gbps Ethernet speed over the XAUI interface.

The following table provides details about SmartFusion2 and IGLOO2 board support for XAUI SERDESIF.

**Table 3 • SmartFusion2 XAUI SERDESIF Support**

<table>
<thead>
<tr>
<th>Interface</th>
<th>IP Core(s) Required</th>
<th>Ethernet Mode Supported</th>
<th>SmartFusion2/IGLOO2 Board Support</th>
<th>Y/N</th>
</tr>
</thead>
<tbody>
<tr>
<td>XAUI</td>
<td>10-Gigabit Ethernet Soft IP + SERDESIF</td>
<td>10GBASE-T</td>
<td>SmartFusion2 Starter Kit</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SmartFusion2 Development Kit</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SmartFusion2 Evaluation Kit</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SmartFusion2 Advanced Development Kit</td>
<td>Yes</td>
</tr>
<tr>
<td>XAUI</td>
<td>10-Gigabit Ethernet Soft IP + SERDESIF</td>
<td>10GBASE-T</td>
<td>IGLOO2 Evaluation Kit</td>
<td>No</td>
</tr>
</tbody>
</table>

The SERDESIF block required for XAUI support in the MSS block requires the use of the high-speed serial interfaces configurator GUI in Libero, as well as the Libero SoC System Builder. For more information about XAUI support with the SmartFusion2/IGLOO2 SERDESIF block, see the *SmartFusion2 High Speed Serial Interfaces User Guide* or *IGLOO2 High Speed Serial Interfaces User Guide*.

2.6 **SmartFusion2 and IGLOO2 CoreTSE MAC (IP Core) Supported Features**

The following table provides details about the CoreTSE MAC IP core, including supported Ethernet interfaces, Ethernet speeds, and hardware boards.

**Table 4 • SmartFusion2/IGLOO2 CoreTSE MAC (IP Core) Support**

<table>
<thead>
<tr>
<th>Interface</th>
<th>IP Core(s) Required</th>
<th>Ethernet Mode Supported</th>
<th>SmartFusion2/IGLOO2 Board Support</th>
<th>Y/N</th>
</tr>
</thead>
<tbody>
<tr>
<td>GMII</td>
<td>CoreTSE</td>
<td>10/100/1000BASE-T</td>
<td>SmartFusion2 Starter Kit</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SmartFusion2 Development Kit</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SmartFusion2 Evaluation Kit</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SmartFusion2 Advanced Development Kit</td>
<td>Yes</td>
</tr>
</tbody>
</table>
The SERDESIF block required for SGMII support in the CoreTSE MAC requires the use of the high-speed serial interfaces configurator GUI in Libero, as well as the Libero SoC System Builder. For more information on SGMII support with the SmartFusion2/IGLOO2 SERDESIF block, see the SmartFusion2 High Speed Serial Interfaces User Guide or IGLOO2 High Speed Serial Interfaces User Guide.

2.7 SmartFusion2 and IGLOO2 Core10100 MAC (IP Core) Supported Features

The following table provides details about the SmartFusion2 and IGLOO2 Core10100 MAC IP core, including supported Ethernet interfaces, Ethernet modes, and hardware boards.

<table>
<thead>
<tr>
<th>Interface</th>
<th>IP Core(s) Required</th>
<th>Ethernet Mode Supported</th>
<th>SmartFusion2/IGLOO2 Board Support</th>
<th>Y/N</th>
</tr>
</thead>
<tbody>
<tr>
<td>SGMII</td>
<td>CoreTSE+ SERDESIF</td>
<td>10/100/1000BASE-T</td>
<td>SmartFusion2 Starter Kit</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SmartFusion2 Development Kit</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SmartFusion2 Evaluation Kit</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SmartFusion2 Advanced Development Kit</td>
<td>Yes</td>
</tr>
<tr>
<td>SGMII</td>
<td>CoreTSE+ SERDESIF</td>
<td>10/100/1000BASE-T</td>
<td>IGLOO2 Evaluation Kit</td>
<td>Yes</td>
</tr>
</tbody>
</table>

Table 5: SmartFusion2 Core10100 MAC (IP Core) Support (continued)

2.8 SmartFusion2 and IGLOO2 Hardware Evaluation Kit Ethernet PHY, RJ45, and SFP Support

The following table provides details about PHY, RJ45, and small form-factor pluggable (SFP) module support in SmartFusion2 and IGLOO2 hardware kits.

<table>
<thead>
<tr>
<th>SmartFusion2/IGLOO2 Board</th>
<th>Built-in Ethernet PHY</th>
<th>Ethernet Mode Supported</th>
<th>RJ45 Support</th>
<th>SFP Support</th>
</tr>
</thead>
<tbody>
<tr>
<td>SmartFusion2 Starter Kit</td>
<td>KSZ8051MNLI</td>
<td>10/100BASE-T</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>SmartFusion2 Development Kit</td>
<td>M88E1340S</td>
<td>10/100/1000BASE-T</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>SmartFusion2 Evaluation Kit</td>
<td>M88E1340S</td>
<td>10/100/1000BASE-T</td>
<td>Yes</td>
<td>No</td>
</tr>
</tbody>
</table>
2.9 SmartFusion2 and IGLOO2 Ethernet Features Block Diagrams

This section describes how to use the Ethernet features available in SmartFusion2 and IGLOO2 devices to interface the MAC with the PHY. It provides block diagrams for various types of connections.

Note: The external devices referenced in these diagrams have been used on evaluation kits and are recommended for use in Ethernet solutions. Sample schematics can be found in the user guides associated with the evaluation kits.

2.9.1 10M/100M Ethernet

This section provides information about connections for the MII and RMII interfaces, which support 10M/100M Ethernet.

2.9.1.1 RJ45 Connection through MII

An RJ45 connector is connected to the SmartFusion2 MSS MAC or the Core10100 IP through Micrel Ethernet PHY KSZ8051MNLI through the MII interface to achieve 10/100 Mbps Ethernet speed, as shown in the following figure.

Figure 1 • RJ45 Connections Through MII

2.9.1.2 RJ45 Connection through RMII

As shown in the following figure, an RJ45 connector is connected to the SmartFusion2 MSS MAC or the Core10100 IP through an external PHY through the RMII interface to achieve 10/100 Mbps Ethernet speed.

Figure 2 • RJ45 Connections Through RMII
2.9.2 **10M/100M/1000M Ethernet**

This section provides information about connections for the GMII, RGMII, and SGMII interfaces, which support 10M/100M/1000M Ethernet.

2.9.2.1 **RJ45 Connections Through GMII**

As shown in the following figure, an RJ45 connector is connected to the SmartFusion2 MSS MAC or the CoreTSE IP through Marvell Ethernet PHY88E1340S through the GMII interface to achieve 10/100/1000 Mbps Ethernet speed.

*Figure 3 • RJ45 Connections Through GMII*

As shown in the following figure, an RJ45 connector is connected to the SmartFusion2 MSS MAC or the CoreTSE IP through SGMII-compatible Ethernet PHY through the CoreSGMII IP to achieve 10/100/1000 Mbps Ethernet speed.

*Figure 4 • RJ45 Connections Through CoreSGMII*

2.9.2.2 **RJ45 Connections Through RGMII**

As shown in the following figure, an RJ45 connector is connected to the SmartFusion2 MSS MAC or the CoreTSE IP through an RGMII-compatible Ethernet PHY through the RGMII interface to achieve 10/100/1000 Mbps Ethernet speed.

*Figure 5 • RJ45 Connections Through RGMII*
2.9.2.3 RJ45 Connections Through SGMII
As shown in the following figure, an RJ45 connector is connected to the SmartFusion2 MSS MAC through Marvell Ethernet PHY(88E1340S) through the SGMII interface to achieve 10/100/1000 Mbps Ethernet speed.

Figure 6 • RJ45 Connections Through SGMII with MSS MAC

![Diagram of RJ45 Connections Through SGMII with MSS MAC](image)

Note: This diagram is SmartFusion2 specific.

As shown in the following figure, an RJ45 connector is connected to CoreTSE MAC through Marvell Ethernet PHY88E1340S through the SGMII interface to achieve 10/100/1000 Mbps Ethernet speed.

Figure 7 • RJ45 Connections Through SGMII with CoreTSE MAC

![Diagram of RJ45 Connections Through SGMII with CoreTSE MAC](image)

2.9.2.4 SFP Connections Through SGMII/1000BASE-X
As shown in the following figure, an SFP module is connected through a MAX24288 chip configured for GMII mode to achieve 10/100/1000 Mbps Ethernet speed over SFP.

Figure 8 • SFP Connections Through MAX24288 Chip

![Diagram of SFP Connections Through MAX24288 Chip](image)
2.9.3 10G Ethernet

This section provides information about connections for the XAUI interface, which supports 10G Ethernet.

2.9.3.1 XAUI High-Speed Serial Interface

As shown in the following figure, 10-Gbps high-speed traffic over the XAUI interface is supported by using a gigabit Ethernet soft IP in the FPGA fabric and by configuring the SERDESIF block in XAUI mode.

*Figure 9*  XAUI External PHY Connection

![Diagram showing XAUI External PHY Connection](image-url)
The SERDESIF SGMII interface does not directly interface with 10Base-T (10 Mb over unshielded twisted pair copper cable), 100Base-T (100 Mb over copper), and 1000Base-T (1 Gb over copper) networks. Therefore, devices need an external 10/100/1000Base-T standard PHY device to connect to the Ethernet copper cable. The external PHY handles the physical signals, such as working mode, duplex, and negotiation signals.

The following figure is the block diagram of the Ethernet interface with an RT45 or SFP connector.

**Figure 10 • Ethernet Interface with RJ45/SFP**

RJ45 connectors are used for copper cable physical transport layer, or 1000BASE-T. This interface requires a PHY device to inter-operate and to re-time the interface.

1000-BASE-X is an optical-fiber interface physical transport layer, and RJ45 connectors are not used with optical fiber.
4 Glossary

MAC
Media access control
The Ethernet media access control (MAC) is a sub-level within the data link layer of the OSI reference model. The Ethernet MAC is defined by the IEEE-802.3 Ethernet standard. The hardware that implements the MAC is referred to as a medium access controller.

PHY
Physical interface transceiver
The IEEE-802.3 standard defines the Ethernet PHY. It implements the physical layer. An instantiation of PHY connects a link layer device (often called MAC) to a physical medium such as an optical fiber or copper cable.

MII
Media Independent Interface
MII, defined in IEEE Std 802.3-2005, clause 22, is a parallel interface that connects a 10/100 Mbps-capable MAC to the PHY.

RMII
Reduced Media Independent Interface
RMII is a standard developed to reduce the number of signals required in MII to connect a 10/100 Mbps-capable MAC to PHY.

GMII
Gigabit Media Independent Interface
GMII, defined in IEEE Std 802.3-2005, clause 35, is an extension of MII used to connect a 10/100/1000 Mbps-capable MAC to the PHY.

RGMII
Reduced Gigabit Media Independent Interface
RGMII is a standard developed to reduce the number of signals required in GMII interface to connect a 10/100/1000 Mbps-capable MAC to PHY.

SGMII
Serial Gigabit Media Independent Interface
SGMII, a variant of MII, is a standard interface used to connect a 10/100/1000 Mbps-capable Ethernet MAC to a PHY. See Appendix: Ethernet Interface with RJ45/SFP, page 11 to know more about SGMII Interface with RJ45/SFP connectors.

XAUl
10-Gigabit Attachment Unit Interface
XAUl is a standard interface for extending the XGMII (10-Gigabit Media Independent Interface) between the MAC and PHY layer of 10-Gigabit Ethernet (10GbE). It supports 10 Gbps Ethernet Speed.
RJ45
Registered jack
RJ45 is a type of connector commonly used for Ethernet networking. It is used to transmit or receive data from Ethernet PHY over the Ethernet Cable.

SFP
Small form-factor pluggable
The small form-factor pluggable (SFP) connector is a compact, hot-pluggable transceiver (transmitter/receiver in a single package) used to carry data over optical or copper wires.