CR0021
Characterization Report
SmartFusion2 SoC and IGLOO2 Characterization
Report For PCI Express
Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer’s responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided “as is, where is” and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.
# Contents

1 Revision History ................................................................. 1
   1.1 Revision 3.0 ................................................................. 1
   1.2 Revision 2.0 ................................................................. 1
   1.3 Revision 1.0 ................................................................. 1

2 SmartFusion2 SoC and IGLOO2 Characterization Report For PCI Express ........ 2
   2.1 Scope of this Report .......................................................... 2
   2.2 PCISIG Compliance Testing ................................................. 2
   2.3 Compliance Testing ............................................................ 2
       2.3.1 Electrical Testing ....................................................... 3
       2.3.2 Configuration Space Testing ....................................... 3
       2.3.3 Link and Transaction Protocol Testing ............................ 4
       2.3.4 Interoperability ......................................................... 4
   2.4 Microsemi Test Boards ..................................................... 5
       2.4.1 Signal Integrity Board (SI) ........................................... 5
       2.4.2 PCIe Validation Board (PV) .......................................... 5
   2.5 Device Testing ............................................................... 7
       2.5.1 CV Testing ............................................................... 7
       2.5.2 PTC Testing ............................................................. 9
       2.5.3 Electrical Testing ...................................................... 11
       2.5.4 Electrical Testing Equipment/Software .......................... 12
       2.5.5 Electrical Testing Environment ..................................... 12
       2.5.6 Testing Conditions ..................................................... 13
       2.5.7 Transmit Compliance Testing ....................................... 13
       2.5.8 PLL Loop Bandwidth Testing ....................................... 17
       2.5.9 PCI Express Receiver Testing ....................................... 18
   2.6 Interoperability Results ................................................... 20
   2.7 Conclusion ................................................................. 20
## Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Figure 1</td>
<td>PCIe Compliance Test Channel</td>
<td>3</td>
</tr>
<tr>
<td>Figure 2</td>
<td>Agilent PTC-2</td>
<td>4</td>
</tr>
<tr>
<td>Figure 3</td>
<td>SmartFusion2 Signal Integrity Board</td>
<td>5</td>
</tr>
<tr>
<td>Figure 4</td>
<td>SmartFusion2 Validation Board</td>
<td>6</td>
</tr>
<tr>
<td>Figure 5</td>
<td>Gen 1 Agilent PTC Results</td>
<td>9</td>
</tr>
<tr>
<td>Figure 6</td>
<td>Gen 2 Agilent PTC Results</td>
<td>10</td>
</tr>
<tr>
<td>Figure 7</td>
<td>Transmitter Test Setup</td>
<td>14</td>
</tr>
<tr>
<td>Figure 8</td>
<td>Transmitter Eye Diagrams</td>
<td>17</td>
</tr>
<tr>
<td>Figure 9</td>
<td>PLL Bandwidth Test Setup</td>
<td>18</td>
</tr>
<tr>
<td>Figure 10</td>
<td>Receiver Test Setup</td>
<td>19</td>
</tr>
<tr>
<td>Figure 11</td>
<td>Typical Receiver Tolerance Test Plot</td>
<td>19</td>
</tr>
</tbody>
</table>
## Tables

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Table 1</td>
<td>Link Tests Using PTC Card</td>
<td>4</td>
</tr>
<tr>
<td>Table 2</td>
<td>Add-in Card Checklist – TXN TESTS</td>
<td>10</td>
</tr>
<tr>
<td>Table 3</td>
<td>Add-in Card Checklist – LINK TESTS</td>
<td>10</td>
</tr>
<tr>
<td>Table 4</td>
<td>Add-in Card Checklist – TRAINING TESTS</td>
<td>11</td>
</tr>
<tr>
<td>Table 5</td>
<td>Voltage and Temperature Matrix</td>
<td>13</td>
</tr>
<tr>
<td>Table 6</td>
<td>Transmitter Compliance Test Results – Gen 1</td>
<td>14</td>
</tr>
<tr>
<td>Table 7</td>
<td>Transmitter Compliance Test Results – Gen 2 (-3.5dB)</td>
<td>15</td>
</tr>
<tr>
<td>Table 8</td>
<td>Transmitter Compliance Test Results – Gen 2 (-6.0 dB)</td>
<td>16</td>
</tr>
<tr>
<td>Table 9</td>
<td>PLL Bandwidth Specifications</td>
<td>18</td>
</tr>
<tr>
<td>Table 10</td>
<td>PLL Bandwidth Testing Results</td>
<td>18</td>
</tr>
<tr>
<td>Table 11</td>
<td>RX JTOL Compliance Tests (GEN1 &amp; GEN 2)</td>
<td>19</td>
</tr>
<tr>
<td>Table 12</td>
<td>PCIe Interoperability Systems</td>
<td>20</td>
</tr>
</tbody>
</table>
1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 3.0
The following is a summary of the changes in revision 3.0 of this document.

- Rebranded the document.
- This report covers both SmartFusion2 SoC and IGLOO2 FPGA families. Hence, updated the document title and content accordingly (SAR 84058).

1.2 Revision 2.0
In revision 2.0 of this document, Table 8, page 16 was updated (SAR 69150).

1.3 Revision 1.0
Revision 1.0 was the first publication of this document.
2 SmartFusion2 SoC and IGLOO2 Characterization Report For PCI Express

The Microsemi SmartFusion®2 SoC and IGLOO®2 FPGA families provide a fully embedded PCI Express® Gen1/2- x1/x2/x4 endpoint. This embedded PCI Express solution is part of the SERDESIF module which supports 4 lanes of SERDES with data rates supported up to 5Gbps. The number of SERDESIF modules on the SmartFusion2 SoC and IGLOO2 depends on the device size. The smaller devices support a single SERDESIF with a single PCI Express interface. The larger devices support up to 4 SERDESIF modules for a total of 4 PCI Express interfaces. More information on the SmartFusion2 SoC FPGA family can be found on the Product Page at www.microsemi.com/smartfusion2. More information on the IGLOO2 FPGA family can be found on the Product Page at http://www.microsemi.com/products/fpga-soc/fpga/igloo2-fpga.

2.1 Scope of this Report

Complete testing and validation of specifications required by Gen 1 and Gen 2 PCI Express standards were conducted on the SmartFusion2 SoC and IGLOO2 FPGA devices. This report provides the user community a summary of both PCIe related device testing and characterization as well as results of the compliance testing conducted at PCISIG testing workshops. Comprehensive testing was done to characterize the PCIe electrical performance of the device. The testing analyzed voltage, temperature, and process variations for specific PCIe parameters and higher level testing was conducted to verify the link and protocol functionality of the SmartFusion2 and IGLOO2 PCIe solution. This report serves as a reference to the specific testing used to provide high confidence that the devices will perform as expected in PCI Express systems.

2.2 PCISIG Compliance Testing

PCISIG is the industry organization chartered to develop and manage the PCI standards. The PCISIG Compliance Program offers the latest in PCI device testing, including the opportunity to test your system or Add-in Card with other members’ PCI products. Completing testing at the PCISIG Compliance Workshop will enable devices to be added to the PCISIG Integrators Listing.

A traditional PCI Express system utilizes a CPU connected to a root device, which is responsible for configuring and enumerating all PCI Express endpoint devices within the system. A point-to-point PCIe system requires a switch device to grow the number of endpoint devices present with one root and one or more endpoint devices. An FPGA-based endpoint provides a high level of integration enabling high-performance, fully compliant PCI Express systems in a single device. The use of the FPGA-based endpoint add-in cards have become the “de-facto” means for testing PCIe Gen 1 and 2 standards at PCI Express workshops.

PCI Express endpoint add-in cards developed by Microsemi, provide the physical capabilities to test devices at the compliance workshop. A standardized interface of the printed circuit boards is utilized to test the device performance and to exercise the IP used to implement the PCI Express functionality. The boards are tested for electrical compliance, subjected to link and transaction protocol tests, and checked for proper configuration space implementation. Participants pass or fail at the compliance workshop by attending testing sessions.

2.3 Compliance Testing

There are four encompassing areas of PCI Express compliance testing for components tested on add-in cards:

Electrical Testing—Examines the device and add-in card signal quality for eye pattern, jitter, and 2.5/5Gbps data rate analysis.

Configuration Space Testing (CV)—Examines the configuration space in PCI Express devices by verification of required fields and values.
Link and Transaction Protocol Testing (PTC)—Tests the device behavior for link-level protocol and device behavior for transaction-level protocol. Link and transaction layers are exercised for protocol boundary conditions. Tests include error injection and check error-handling capabilities.

Interoperability Testing—Tests conducted between workshop participants that show compatibility between PCI Express technologies.

These tests were all conducted and validated by Microsemi. PCIe compliance was verified at a test compliance workshop held by the PCISIG.

2.3.1 Electrical Testing

PCI Express Electrical Testing was developed to verify product-level physical compliance to the PCIExpress CEM specification(s). PCI Express Electrical Testing consists of a series of tests used to evaluate PCI Express products. A series of tests were performed on Microsemi boards in conjunction with the PCISIG compliance base board (CBB) and the compliance load board (CLB) to validate signal quality of TX, Ref Clock, and PLL Loop Bandwidth.

Figure 1 • PCIe Compliance Test Channel

Once data is collected from the test platforms, analysis software is used on the collected information to determine whether the device meets the specifications or not.

The test criteria are specified in the PCI Express Architecture PHY Electrical Test Considerations Revision 2.0.*

PCIE Gen1 and Gen2 electrical tests conform to section 4.3 of the PCI_Express_Base_r2_1_04March09.pdf* and the PCI_Express_CEM_r2.0.pdf*.

2.3.2 Configuration Space Testing

The PCI Express Configuration Verifier (CV) test is a software application provided by PCISIG that runs on a Windows 7 32-bit PC and exercises access to the configuration space registers of the device under test. Its purpose is to check for compliance with the PCIe specification for configuration space registers (type 1-switch/bridge). A detailed description of tests performed can be found in the document PCI EXPRESS ARCHITECTURE CONFIGURATION SPACE TEST SPECIFICATION, REV. 2.0.* The tests are conducted with the Add-in Card placed in a PCI Express slot in the PC. The test software accesses the Add-in Card and issues configuration read and write requests and checks for the correct response.

Note: These specification documents are only available to PCISIG members at: http://www.pcisig.com/specifications/pciexpress.

The tests check the following:

- Configuration space registers can be read
- Read-only registers retain their value when attempted to be written to
- Writable registers can be written to
- Registers have the correct default value after reset
- Capabilities lists are valid and correctly linked
- PCI Express 2.0, 1.1, and/or 1.0a specific fields and capabilities are present
The test program also performs functional stress tests to ensure the endpoint can re-train and re-link in an acceptable amount of time. It also tests to ensure the card can properly handle hundreds of cycles of link-up/link-down and all registers are operational (such as the endpoint firmware has not locked up). In summary, the CV test suite verifies that the PCI Express endpoint is truly functional in a PC and covers all aspects of hardware and operating system interaction. It shows that the card can be recognized by the PCI Express hardware and can be enumerated and configured by the operating system for access by software applications.

### 2.3.3 Link and Transaction Protocol Testing

The PCI Express Link and Transaction Layer protocol testing was developed to test the add-in card compliance to the Link and Transaction protocol specification requirements. The testing utilizes the E2969B Protocol Test Card 2 (PTC-2) and the test code from Agilent Technologies or the Teledyne LeCroy Protocol Test Card. Both PTC cards exercise all required tests that the PCISIG will conduct during its compliance workshops by using this Agilent hardware. The PTC-2 exercises specifications for the Transaction Layer and the Data Link Layer, and monitors the behavior of the device in response to certain error conditions. The PTC card is simply attached to the PCI Express add-in card under test and performs all mandatory tests from the PCISIG.

*Figure 2 • Agilent PTC-2*

These vendors’ test packages contain PTC test code that is compatible with, and requires any of the Agilent E2960B or LeCroy PTCG2 family software packages, available on the Agilent or LeCroy websites free of charge. During link testing, the following tests are run using the PTC card. All of the following tests must be passed in order to be included on the Integrators List.

| Table 1 • Link Tests Using PTC Card |
|-------------------------------|---------------------------------------------------------------------------------|
| **Bad CRC**                   | Device detects, drops, and logs (DLLPs and TLPs)                                |
| **Bad Sequence Number**       | Device detects, drops, and logs                                                |
| **Duplicate TLP**             | Device returns data once                                                       |
| **Link Retrain**              | Device will retrain if continued no response                                   |
| **NAK Response**              | Device will resend after receiving NAK                                          |
| **Replay Count**              | Device will resend multiple times when no response                              |
| **Replay Timers**             | Device will resend packet if no response                                        |
| **Replay TLP Order**          | Device replays TLPs in proper order                                            |
| **Reserved Fields**           | Device ignores reserved fields                                                 |
| **Undefined Packet**          | Device ignores undefined packets                                               |

### 2.3.4 Interoperability

The interoperability test sessions are used to show consistent functionality between PCI Express component vendors. During these sessions, the participants set their own test procedures and must
agree on what comprises a pass or a fail. Participants are expected to demonstrate some degree of functionality to substantiate that their interface is functional with another vendor’s products. The PCISIG recognizes that participants may bring designs that are not fully compliant or have unknown or undisclosed bugs. For this reason, to pass the interoperability tests vendors must only demonstrate a success rate of 80%. If they have passed 100% of the PCISIG mandatory tests (Gold Tests) and 80% interoperability, the device is eligible to be included on the Integrators List. The Integrators List is proof a product has passed the rigorous PCISIG tests and has demonstrated interoperability with others. This status implies that the device is viable for use in PCI Express systems.

2.4 Microsemi Test Boards

Testing is performed on two types of boards which are dependent on the test requirements. Both boards are equipped with a test socket, which accommodates testing a variety of parts. The socket slightly contributes to attenuation and jitter, which will slightly degrade the testing results although the design of the boards minimize this effect.

2.4.1 Signal Integrity Board (SI)

The SI board is equipped with a test socket and provides connections to vary power supply conditions. To ensure the integrity of the characterization measurements, special attention is given to the signal integrity of the high-speed serial channels. Detailed analysis ensures the board performs as designed. The transmitter (TX) and receiver (RX) signal paths for each SERDES are carefully routed to high-bandwidth SMP connectors to ensure good signal integrity and performance. The PCB channel is measured and de-embedded when performing tests.

Figure 3 • SmartFusion2 Signal Integrity Board

2.4.2 PCIe Validation Board (PV)

The PV board is built specifically with PCIe-defined edge fingers. This PCIe validation board provides the capability to perform detailed PCIe testing on protocol analyzers and standardized PCIe testers. It also provides an accurate channel representative specified for PCIe add-on boards. This board has PCIe edge fingers that interconnect with PCIe sockets of PC motherboards. This interface allows for interoperation and evaluations in PCIe systems or industry standard test fixtures and test equipment.
Figure 4 • SmartFusion2 Validation Board
2.5 Device Testing

2.5.1 CV Testing

2.5.1.1 Description of Test

PCIe CV requires installation of software provided to members of the PCISIG group. The testing involves installation of the PCIe validation board into a PCIe slot on a host PC with the testing software installed. The PCIe validation board requires a separate power supply from the PC PCIe slot. The standalone testing exercises all specific testing as required by the PCISIG configuration verification specification. Refer to *PCIECV 2.0 Configuration User Guide (2/25/2013)*.

Note: These specification documents are only available to PCISIG members at: http://www.pcisig.com/specifications/pcieexpress.

2.5.1.2 Results

Configuration Testing

INFO PCIeCVApp.exe ver 1.5.1.9 INFO DriverInterfaceDLL.dll ver 1.4.7.0
INFO ttpi.dll ver 1.4.9.0
INFO Max Bus Number value: 50
INFO Beginning PCIeCV Test
INFO TEST OPTION SELECTED: Test against 2.0 Spec Only
INFO Virtual Function Detection Disabled.
INFO Test Endpoint was Selected.
INFO Device selected: Vendor ID= 11aa, Device ID= 0846
  • Bus number= 0001, Device Number= 0000, Function= 0000
INFO Link Enable-Disable chosen as default reset type.
INFO Running the test at the maximum supported speed.
INFO Run All Tests Selected
INFO Link Width chosen:x4.
INFO TD_1_2_PCIExpressCapabilityStructureTest : PASSED
INFO TD_1_3_PCIExpressCapabilitiesRegisterTest : PASSED
INFO TD_1_4_DevCapControlStatusReg : PASSED
INFO TD_1_5_LinkCapControlStatusReg : PASSED
INFO TD_1_6_MSICapabilityStructureTest : PASSED
INFO TD_1_7_AdvancedErrorReportingCap : PASSED
INFO TD_1_11_CommandStatusRegTest : PASSED
INFO TD_1_12_CacheLnSzMasterLatTimerMinGntMaxLatReg : PASSED
INFO TD_1_13_InterruptPinInterruptLine : PASSED
INFO TD_1_16_PowerManagementCap : PASSED
INFO TD_1_18_BaseAddressRegistersTest : PASSED
INFO TD_1_21_BISTRegisterTest : PASSED
INFO TD_1_23_PCINextCapabilityPointerTest : PASSED
INFO TD_1_24_PCIENextEnhancedCapabilityPointerTest : PASSED
INFO TD_1_25_MISCType_0_ConfigSpaceHeaderRegTest : PASSED
INFO TD_1_27_Multi-FunctionTest : PASSED
INFO TD_1_32_PCIXCapabilityStructureTest : PASSED
INFO TD_1_39_MultiFunctionFLRTest : PASSED
INFO TD_1_40_DevCap2Control2Status2Reg : PASSED
INFO TD_1_41_LinkCap2Control2Status2Reg : PASSED
INFO TD_1_42_ACSExtendedCapabilityStructureTest : PASSED
INFO TD_1_50_SlotCap2Control2andStatus2RegTest : PASSED
INFO TD_2_1_ConfigurationStressTest : PASSED
INFO TD_2_2_LinkTrainingStressTest : PASSED
INFO TD_2_3_ResponseToControlMessagesTest : PASSED
INFO TD_2_4_ResponseToEarliestConfig : PASSED
INFO TD_2_7_LinkSpeedTest : PASSED
INFO TD_2_8_SupportedLinkWidthTest : PASSED
INFO Test Summary
  • Total Number of Tests Run: 29
  • Number of Tests Passed: 29

Functional Testing
INFO PCIeCVApp.exe ver 1.5.1.9
INFO DriverInterfaceDLL.dll ver 1.4.7.0
INFO ttpi.dll ver 1.4.9.0
INFO Max Bus Number value: 50
INFO Beginning PCIeCV Test.
INFO TEST OPTION SELECTED: Test against 2.0 Spec Only
INFO Virtual Function Detection Disabled.
INFO Test Endpoint was Selected..
INFO Device selected: Vendor ID= 11aa, Device ID= 0846
Bus number= 0001, Device Number= 0000, Function= 0000
INFO Link Enable-Disable chosen as default reset type.
INFO Running the test at the maximum supported speed.
INFO Link Width chosen:x4.
INFO Beginning Functional Tests
Time from reset to first command: 250
INFO Upstream ASPM State Support: 3
INFO PCI Express Device ASPM State Support: 3
INFO TD_2_1_Configuration Stress Test Selected.
Device State : D0 - Uninitialized.
INFO TD_2_1_ConfigurationStressTest : PASSED
INFO TD_2_2_LinkTrainingStressTest : PASSED
INFO TD_2_3_ResponseToControlMessagesTest : PASSED
INFO TD_2_4_ResponseToEarliestConfig : PASSED
INFO TD_2_7_LinkSpeedTest : PASSED
INFO TD_2_8_SupportedLinkWidthTest : PASSED

INFO Test Summary
• Total Number of Tests Run: 6
• Number of Tests Passed: 6
• Number of Tests Failed: 0

### 2.5.2 PTC Testing

#### 2.5.2.1 Description of Test

The PCIe validation board is installed and connected to the Agilent PTC2 (E2969B) exerciser. The PTC2 and the PCIe validation board require separate power supplies. The PTC2 is connected by the USB port to the controller PC, which has the PTC software installed. The card must be in PTC mode to perform the correct add-in tests on the PCIe validation board. For more information, see the Test Procedure for Agilent Gen 2 PTC for the Link and Transaction Protocol Testing, page 4.

#### 2.5.2.2 Results

This section includes example screenshots of the PTC test results.

*Figure 5 • Gen 1 Agilent PTC Results*

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>DUT PCIe AddIn</td>
<td>To check that receiver ignores the reserved fields of the received DLPs.</td>
<td>Passed</td>
</tr>
<tr>
<td>DUT PCIe AddIn</td>
<td>To check that link transmitter starts RST/PLAY after receiving a NAK.</td>
<td>Passed</td>
</tr>
<tr>
<td>DUT PCIe AddIn</td>
<td>To check that if RST/PLAY is sent, link retraining is triggered.</td>
<td>Passed</td>
</tr>
<tr>
<td>DUT PCIe AddIn</td>
<td>To check that link buffer does not change in link retraining.</td>
<td>Passed</td>
</tr>
<tr>
<td>DUT PCIe AddIn</td>
<td>To check that received DLPs are not discarded.</td>
<td>Passed</td>
</tr>
<tr>
<td>PCIe AddIn</td>
<td>To check that a DLP with an undefined encoding is dropped.</td>
<td>Passed</td>
</tr>
<tr>
<td>PCIe AddIn</td>
<td>To check that an A0E with an incorrect sequence number is reported as FATAL_ERROR.</td>
<td>Passed</td>
</tr>
<tr>
<td>PCIe AddIn</td>
<td>To check that there is no DLP detection (CRC ERR).</td>
<td>Passed</td>
</tr>
<tr>
<td>PCIe AddIn</td>
<td>To check if no test link capabilities.</td>
<td>Passed</td>
</tr>
<tr>
<td>PCIe AddIn</td>
<td>To check link training behavior.</td>
<td>Passed</td>
</tr>
<tr>
<td>PCIe AddIn</td>
<td>To check if test link training behavior.</td>
<td>Passed</td>
</tr>
<tr>
<td>PCIe AddIn</td>
<td>To test US handling in devices that do not implement ASK.</td>
<td>Passed</td>
</tr>
<tr>
<td>PCIe AddIn</td>
<td>To test US handling in devices that implement ASK.</td>
<td>Passed</td>
</tr>
<tr>
<td>PCIe AddIn</td>
<td>To test US handling in devices that do not implement ASK.</td>
<td>Passed</td>
</tr>
</tbody>
</table>

- **Negotiation With**
  - 0x0000
  - 0x0001
  - 0x0002
  - 0x0003
  - 0x0004
  - 0x0005
  - 0x0006
  - 0x0007
  - 0x0008
  - 0x0009
  - 0x000A
  - 0x000B
  - 0x000C
  - 0x000D
  - 0x000E

- **LinkTraining**
  - 0x0000
  - 0x0001
  - 0x0002
  - 0x0003
  - 0x0004
  - 0x0005
  - 0x0006
  - 0x0007
  - 0x0008
  - 0x0009
  - 0x000A
  - 0x000B
  - 0x000C
  - 0x000D
  - 0x000E

- **LinkReserveDesc**
  - 0x0000
  - 0x0001
  - 0x0002
  - 0x0003
  - 0x0004
  - 0x0005
  - 0x0006
  - 0x0007
  - 0x0008
  - 0x0009
  - 0x000A
  - 0x000B
  - 0x000C
  - 0x000D
  - 0x000E

- **NegotiatedLink**
  - 0x0000
  - 0x0001
  - 0x0002
  - 0x0003
  - 0x0004
  - 0x0005
  - 0x0006
  - 0x0007
  - 0x0008
  - 0x0009
  - 0x000A
  - 0x000B
  - 0x000C
  - 0x000D
  - 0x000E

- **LinkReserveAck**
  - 0x0000
  - 0x0001
  - 0x0002
  - 0x0003
  - 0x0004
  - 0x0005
  - 0x0006
  - 0x0007
  - 0x0008
  - 0x0009
  - 0x000A
  - 0x000B
  - 0x000C
  - 0x000D
  - 0x000E

- **NegotiatedSetup**
  - 0x0000
  - 0x0001
  - 0x0002
  - 0x0003
  - 0x0004
  - 0x0005
  - 0x0006
  - 0x0007
  - 0x0008
  - 0x0009
  - 0x000A
  - 0x000B
  - 0x000C
  - 0x000D
  - 0x000E

- **LinkReserveAck**
  - 0x0000
  - 0x0001
  - 0x0002
  - 0x0003
  - 0x0004
  - 0x0005
  - 0x0006
  - 0x0007
  - 0x0008
  - 0x0009
  - 0x000A
  - 0x000B
  - 0x000C
  - 0x000D
  - 0x000E

- **NegotiatedLink**
  - 0x0000
  - 0x0001
  - 0x0002
  - 0x0003
  - 0x0004
  - 0x0005
  - 0x0006
  - 0x0007
  - 0x0008
  - 0x0009
  - 0x000A
  - 0x000B
  - 0x000C
  - 0x000D
  - 0x000E

- **LinkReserveAck**
  - 0x0000
  - 0x0001
  - 0x0002
  - 0x0003
  - 0x0004
  - 0x0005
  - 0x0006
  - 0x0007
  - 0x0008
  - 0x0009
  - 0x000A
  - 0x000B
  - 0x000C
  - 0x000D
  - 0x000E
2.5.2.3 LeCroy PTC Results

Table 2 • Add-in Card Checklist – TXN TESTS

<table>
<thead>
<tr>
<th>Test</th>
<th>Description</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>TXN Request Completion</td>
<td>Test 1.1 (TXN.2.7#9, TXN.2.21#15, TXN.2.21#19, TXN.3.1#1, TXN.3.1#2): Verify Basic Request and Completion handling of slotted Endpoint devices.</td>
<td>Pass</td>
</tr>
</tbody>
</table>

Table 3 • Add-in Card Checklist – LINK TESTS

<table>
<thead>
<tr>
<th>Test</th>
<th>Description</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>DLL WrongSeqNum</td>
<td>Test 52-170 (DLL.5.2#17): The intent of this test is to verify that the DUT drops any ACK DLLP that doesn’t have a sequence number corresponding to an unacknowledged TLP and logs a BAD DLLP error associated with the port.</td>
<td>Pass</td>
</tr>
<tr>
<td>DLLP BadCRC</td>
<td>Test 52-150 (DLL.5.2#15): The intent of this test is to ensure that a DUT recognizes a DLLP with bad CRC, drops it and logs a BAD_DLLP port error.</td>
<td>Pass</td>
</tr>
<tr>
<td>DLL ReservedFields</td>
<td>Test 41-20 (DLL.4.1#2): The intent of this test is to verify that the DUT truly ignores reserved fields in an ACK DLLP by sending arbitrary data in those fields.</td>
<td>Pass</td>
</tr>
<tr>
<td>DLLP UndefinedEncoding</td>
<td>Test 52-160 (DLL.5.2#16): The intent of this test is to verify that the DUT silently drops any DLLP with undefined encoding (any pattern for DLLP type that is reserved right now) and no error is associated with it.</td>
<td>Pass</td>
</tr>
</tbody>
</table>
2.5.3 Electrical Testing

PCI Express I/O electrical characterization testing was completed by Microsemi over device process, voltage, and temperature variations (PVT). Testing was conducted on a sample of devices representing process fluctuations across silicon fabrication. These devices were separated from a large sample and represented the worse-case corners to report the results. The results are correlated and presented in the data as worst-case. The testing procedures verify the device can achieve critical specification targets such as:

- Jitter
The following PCIe electrical characterization tests were conducted on the clock configuration:

• PCI Express Transmitter testing RefClk was externally generated by an on-board oscillator on the PCISIG, PCIe CBB Compliance Board
• PCI Express Receiver and PLL testing RefClk were externally generated by a signal generator and connected thru SMA's

The characterization was performed in accordance with PCI Express CEM specification that requires the add-in card be plugged into the PCISIG PCI Express compliance baseboard (CBB2) to perform PCIe measurements. The PCI Express CEM compliant test setup consists of a necessary compliance channel (Edge Finger Connector of an add-in card with 2” to 3” of trace to the silicon device, the PCI Express connector itself, and 2.5” to 3” of trace to the SMP connector). Device electrical tests were conducted on the signal integrity board, which has high-speed SMP connectors for bringing signals on and off the board. To build a necessary PCIe compliance channel per the PCIe CEM specification with the signal integrity board, a special setup was assembled. The setup uses the PCISIG compliance load board (CLB2) mated with a compliance baseboard (CBB2). This setup closely matches the correct PCIe channel as it is present between the device under test on the signal integrity board and the test equipment.

Testing was also conducted with the PCIe validation board. In this setup, the CBB provides the physical means to connect the validation board to the test equipment and provides the required PCIe add-in card channel. This test setup was used to provide a test platform at the PCISIG compliance workshop.

2.5.4 Electrical Testing Equipment/Software

• Agilent DSA91304A, 13GHz Real Time Scope or DSO93204A 32Ghz Real Time Scope
  • Agilent N5393C PCI Express Automation Test Application, Version 02.24 or newer
  • PCIe SIGTST 3.1.9 or newer
• BitifEye N5990A Test Automation Software Platform
  • PCI Express2 Application, Version 1.11.20101207 or newer
• Agilent J-BERT N4903B with A02 Option License
• Agilent N4916A De-Emphasis Signal Converter
• Agilent N6701A Power Supply Mainframe
  • Four individually controlled P/S Modules
• BertScope CR12500A, Clock Recovery Module and PLL Bandwidth S/W Application
• Silicon Thermal, Temperature Control Unit
  • Silicon Thermal Chiller CH400
  • Silicon Thermal Linear Power Supply PS190-L
  • Silicon Thermal Temperature Controller LB190-L
  • Silicon Thermal Head Adapter
• SMA-to-SMA cables
• SMA-to-SMP cables
• PCISIG, Compliance Base Board2 (CBB2) Fixture
• PCISIG, Compliance Load Board2 (CLB2) Fixture

2.5.5 Electrical Testing Environment

Device electrical testing was conducted by Microsemi using variations on power supply voltages and temperatures. Minimum voltage (Vmin) and maximum voltage (Vmax) were varied by +/-5% of the typical voltage (Vtyp) supply for the supplies related to the PCIe blocks of the device. The devices were also tested at the industrial temperature limits (-40°C to +125°C).
### 2.5.6 Testing Conditions

#### Table 5 • Voltage and Temperature Matrix

<table>
<thead>
<tr>
<th>Voltage Dependencies</th>
<th>1.2 V VDD Device Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>xDDR_PLL_VDDA</td>
<td>3.15 V 3.3 V 3.45 V 3.15 V 3.3 V 3.45 V</td>
</tr>
<tr>
<td>CCC_xyz_PLL_VDDA</td>
<td>2.375 V 2.5 V 2.625 V 2.375 V 2.5 V 2.625 V</td>
</tr>
<tr>
<td>SERDES_x_PLL_VDDA</td>
<td>2.375 V 2.5 V 2.625 V 2.375 V 2.5 V 2.625 V</td>
</tr>
<tr>
<td>SERDES_x_L[0:3]VDDAPLL</td>
<td>1.14 V 1.2 V 1.26 V 1.14 V 1.2 V 1.26 V</td>
</tr>
<tr>
<td>SERDES_x_L[0:3]VDDAI0</td>
<td>1.14 V 1.2 V 1.26 V 1.14 V 1.2 V 1.26 V</td>
</tr>
<tr>
<td>SERDES_x_VDD</td>
<td>1.14 V 1.2 V 1.26 V 1.14 V 1.2 V 1.26 V</td>
</tr>
<tr>
<td>SERDES_x_L[0:3]VDDAPLL</td>
<td>2.375 V 2.5 V 2.625 V 2.375 V 2.5 V 2.625 V</td>
</tr>
<tr>
<td>VDD (Core Supply)</td>
<td>1.14 V 1.2 V 1.26 V 1.14 V 1.2 V 1.26 V</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Temperature</th>
<th>–40 °C</th>
<th>–40 °C</th>
<th>–40 °C</th>
<th>–40 °C</th>
<th>–40 °C</th>
</tr>
</thead>
<tbody>
<tr>
<td>–40 °C</td>
<td>0 °C</td>
<td>0 °C</td>
<td>0 °C</td>
<td>0 °C</td>
<td>0 °C</td>
</tr>
<tr>
<td>–10 °C</td>
<td>85 °C</td>
<td>85 °C</td>
<td>85 °C</td>
<td>85 °C</td>
<td>85 °C</td>
</tr>
<tr>
<td>0 °C</td>
<td>100 °C</td>
<td>100 °C</td>
<td>100 °C</td>
<td>100 °C</td>
<td>100 °C</td>
</tr>
</tbody>
</table>

### 2.5.7 Transmit Compliance Testing

#### 2.5.7.1 PCI Express Transmitter Setup

The PCIe specification requires a transmitter to send a defined compliance pattern. This compliance pattern is continually sent when not connected to a link partner, because an exit response from electrical idle is never detected. See the PCI Express specification for full details on the electrical compliance pattern. With this pattern, a series of tests are conducted to analyze the quality of the transmitter data eye. The testing produces direct and indirect measured data that is correlated to the PCIe specifications. For more information, see *PCI EXPRESS ARCHITECTURE PHY TEST SPECIFICATION, REV. 2.0* for detailed procedures.

**Note:** These specification documents are only available to PCISIG members at: http://www.pcisig.com/specifications/pciexpress.
2.5.7.2 Results

Table 6 • Transmitter Compliance Test Results – Gen 1

<table>
<thead>
<tr>
<th>Tx Compliance test parameters</th>
<th>100 °C</th>
<th>85 °C</th>
<th>0 °C</th>
<th>-40 °C</th>
<th>25 °C</th>
<th>100 °C</th>
<th>85 °C</th>
<th>0 °C</th>
<th>-40 °C</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vmin</td>
<td>Vmin</td>
<td>Vmin</td>
<td>Vmin</td>
<td>Vtyp</td>
<td>Vmax</td>
<td>Vmax</td>
<td>Vmax</td>
<td>Vmax</td>
<td>Units</td>
</tr>
<tr>
<td>PT7/TC101</td>
<td>PT7/TC102</td>
<td>PT7/TC104</td>
<td>PT7/TC105</td>
<td>PT7/TC124</td>
<td>PT7/TC80</td>
<td>PT7/TC81</td>
<td>PT7/TC83</td>
<td>PT7/TC84</td>
<td>SPEC</td>
</tr>
<tr>
<td>Add-in Card Tx, Unit Interval (PCIe 2.0, 2.5 GT/s)</td>
<td>400.03</td>
<td>400.03</td>
<td>400.03</td>
<td>400.03</td>
<td>400.03</td>
<td>400.03</td>
<td>400.03</td>
<td>400.03</td>
<td>ps</td>
</tr>
<tr>
<td>Add-in Card Tx, Median to Max Jitter (PCIe 2.0, 2.5 GT/s)</td>
<td>19.68</td>
<td>19.95</td>
<td>20.83</td>
<td>22.25</td>
<td>18.71</td>
<td>17.04</td>
<td>18.43</td>
<td>18.26</td>
<td>17.25</td>
</tr>
<tr>
<td>Add-in Card Tx, Eye-Width (PCIe 2.0, 2.5 GT/s)</td>
<td>355.92</td>
<td>354.90</td>
<td>355.02</td>
<td>353.01</td>
<td>358.41</td>
<td>361.24</td>
<td>359.08</td>
<td>360.19</td>
<td>359.33</td>
</tr>
<tr>
<td>Add-in Card Tx, Peak Differential Output Voltage (Transition) (PCIe 2.0, 2.5 GT/s)</td>
<td>947.50</td>
<td>935.30</td>
<td>948.20</td>
<td>959.30</td>
<td>988.60</td>
<td>1030.80</td>
<td>1031.90</td>
<td>1058.30</td>
<td>1063.30</td>
</tr>
<tr>
<td>Add-in Card Tx, Peak Differential Output Voltage (NonTransition) (PCIe 2.0, 2.5 GT/s)</td>
<td>519.60</td>
<td>505.40</td>
<td>517.40</td>
<td>520.90</td>
<td>544.80</td>
<td>568.00</td>
<td>557.50</td>
<td>588.90</td>
<td>580.20</td>
</tr>
</tbody>
</table>
### Table 7 • Transmitter Compliance Test Results – Gen 2 (-3.5dB)

<table>
<thead>
<tr>
<th>Tx Compliance test parameters</th>
<th>100 °C</th>
<th>85 °C</th>
<th>0 °C</th>
<th>–40 °C</th>
<th>25 °C</th>
<th>100 °C</th>
<th>85 °C</th>
<th>0 °C</th>
<th>–40 °C</th>
<th>Units</th>
<th>SPEC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Add-in Card Tx, Peak Differential Output Voltage - 3.5dB (PCIe 2.0, 5.0 GT/s)</td>
<td>902.30</td>
<td>909.80</td>
<td>910.20</td>
<td>914.30</td>
<td>943.70</td>
<td>992.40</td>
<td>990.10</td>
<td>1012.40</td>
<td>1028.30</td>
<td>mV</td>
<td>380.0mV</td>
</tr>
<tr>
<td>Add-in Card Tx, Eye-Width - 3.5dB with crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>145.26</td>
<td>147.13</td>
<td>145.10</td>
<td>143.53</td>
<td>148.07</td>
<td>152.51</td>
<td>153.96</td>
<td>152.06</td>
<td>152.81</td>
<td>ps</td>
<td>VALUE</td>
</tr>
<tr>
<td>Add-in Card Tx, RMS Random Jitter -3.5dB with crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>1.70</td>
<td>1.64</td>
<td>1.78</td>
<td>1.90</td>
<td>1.73</td>
<td>1.57</td>
<td>1.55</td>
<td>1.61</td>
<td>1.65</td>
<td>ps</td>
<td>VALUE</td>
</tr>
<tr>
<td>Add-in Card Tx, Maximum Deterministic Jitter - 3.5dB with crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>30.86</td>
<td>29.83</td>
<td>29.84</td>
<td>29.79</td>
<td>27.54</td>
<td>25.39</td>
<td>24.18</td>
<td>25.32</td>
<td>24.01</td>
<td>ps</td>
<td>VALUE</td>
</tr>
<tr>
<td>Add-in Card Tx, Total Jitter at BER-12 - 3.5dB with crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>54.74</td>
<td>52.87</td>
<td>54.90</td>
<td>56.47</td>
<td>51.93</td>
<td>47.49</td>
<td>46.04</td>
<td>47.94</td>
<td>47.19</td>
<td>ps</td>
<td>VALUE</td>
</tr>
<tr>
<td>Add-in Card Tx, Eye-Width - 3.5dB without crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>145.26</td>
<td>147.13</td>
<td>145.10</td>
<td>143.53</td>
<td>148.07</td>
<td>152.51</td>
<td>153.96</td>
<td>152.06</td>
<td>152.81</td>
<td>ps</td>
<td>VALUE</td>
</tr>
<tr>
<td>Add-in Card Tx, RMS Random Jitter -3.5dB without crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>1.70</td>
<td>1.64</td>
<td>1.78</td>
<td>1.90</td>
<td>1.73</td>
<td>1.57</td>
<td>1.55</td>
<td>1.61</td>
<td>1.65</td>
<td>ps</td>
<td>VALUE</td>
</tr>
<tr>
<td>Add-in Card Tx, Maximum Deterministic Jitter - 3.5dB without crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>30.86</td>
<td>29.83</td>
<td>29.84</td>
<td>29.79</td>
<td>27.54</td>
<td>25.39</td>
<td>24.18</td>
<td>25.32</td>
<td>24.01</td>
<td>ps</td>
<td>VALUE</td>
</tr>
<tr>
<td>Add-in Card Tx, Total Jitter at BER-12 - 3.5dB without crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>54.74</td>
<td>52.87</td>
<td>54.90</td>
<td>56.47</td>
<td>51.93</td>
<td>47.49</td>
<td>46.04</td>
<td>47.94</td>
<td>47.19</td>
<td>ps</td>
<td>VALUE</td>
</tr>
</tbody>
</table>
Table 8 • Transmitter Compliance Test Results – Gen 2 (-6.0 dB)

<table>
<thead>
<tr>
<th>Tx Compliance test parameters</th>
<th>100 °C</th>
<th>85 °C</th>
<th>0 °C</th>
<th>–40 °C</th>
<th>25 °C</th>
<th>100 °C</th>
<th>85 °C</th>
<th>0 °C</th>
<th>–40 °C</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vmin</td>
<td>909.80</td>
<td>915.50</td>
<td>930.40</td>
<td>929.80</td>
<td>965.60</td>
<td>1003.30</td>
<td>1009.70</td>
<td>1024.30</td>
<td>1035.70</td>
</tr>
<tr>
<td>Vmin</td>
<td>PT7/TC101</td>
<td>PT7/TC102</td>
<td>PT7/TC104</td>
<td>PT7/TC124</td>
<td>PT7/TC80</td>
<td>PT7/TC81</td>
<td>PT7/TC83</td>
<td>PT7/TC84</td>
<td>mV</td>
</tr>
<tr>
<td>Vtyp</td>
<td>306.0mV</td>
<td>VALUE</td>
<td>&lt;=</td>
<td>1.2000V</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vmax</td>
<td>306.0mV</td>
<td>VALUE</td>
<td>&lt;=</td>
<td>1.2000V</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add-in Card Tx, Peak Differential Output Voltage - 6.0dB (PCIe 2.0, 5.0 GT/s)</td>
<td>306.0mV</td>
<td>VALUE</td>
<td>&lt;=</td>
<td>1.2000V</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add-in Card Tx, Eye-Width - 6.0dB with crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>159.77</td>
<td>156.40</td>
<td>155.74</td>
<td>154.74</td>
<td>158.42</td>
<td>162.89</td>
<td>163.11</td>
<td>161.97</td>
<td>162.90</td>
</tr>
<tr>
<td>Add-in Card Tx, RMS Random Jitter -6.0dB with crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>1.60</td>
<td>1.71</td>
<td>1.72</td>
<td>1.85</td>
<td>1.72</td>
<td>1.54</td>
<td>1.55</td>
<td>1.59</td>
<td>1.60</td>
</tr>
<tr>
<td>Add-in Card Tx, Maximum Deterministic Jitter -6.0dB with crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>17.70</td>
<td>19.61</td>
<td>20.11</td>
<td>19.24</td>
<td>17.37</td>
<td>15.41</td>
<td>15.04</td>
<td>15.65</td>
<td>14.56</td>
</tr>
<tr>
<td>Add-in Card Tx, Total Jitter at BER-12 -6.0dB with crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>40.23</td>
<td>43.60</td>
<td>44.26</td>
<td>45.26</td>
<td>41.58</td>
<td>37.11</td>
<td>36.89</td>
<td>38.03</td>
<td>37.10</td>
</tr>
<tr>
<td>Add-in Card Tx, Eye-Width - 6.0dB without crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>159.77</td>
<td>156.40</td>
<td>155.74</td>
<td>154.74</td>
<td>158.42</td>
<td>162.89</td>
<td>163.11</td>
<td>161.97</td>
<td>162.90</td>
</tr>
<tr>
<td>Add-in Card Tx, RMS Random Jitter -6.0dB without crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>1.60</td>
<td>1.71</td>
<td>1.72</td>
<td>1.85</td>
<td>1.72</td>
<td>1.54</td>
<td>1.55</td>
<td>1.59</td>
<td>1.60</td>
</tr>
<tr>
<td>Add-in Card Tx, Maximum Deterministic Jitter -6.0dB without crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>17.70</td>
<td>19.61</td>
<td>20.11</td>
<td>19.24</td>
<td>17.37</td>
<td>15.41</td>
<td>15.04</td>
<td>15.65</td>
<td>14.56</td>
</tr>
<tr>
<td>Add-in Card Tx, Total Jitter at BER-12 -6.0dB without crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>40.23</td>
<td>43.60</td>
<td>44.26</td>
<td>45.26</td>
<td>41.58</td>
<td>37.11</td>
<td>36.89</td>
<td>38.03</td>
<td>37.10</td>
</tr>
<tr>
<td>Add-in Card Tx, Eye-Width - 6.0dB with crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>126.00</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add-in Card Tx, RMS Random Jitter -6.0dB with crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add-in Card Tx, Maximum Deterministic Jitter -6.0dB with crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>57.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add-in Card Tx, Total Jitter at BER-12 -6.0dB with crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>77.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add-in Card Tx, Eye-Width - 6.0dB without crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>126.00</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add-in Card Tx, RMS Random Jitter -6.0dB without crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add-in Card Tx, Maximum Deterministic Jitter -6.0dB without crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>54.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add-in Card Tx, Total Jitter at BER-12 -6.0dB without crosstalk (PCIe 2.0, 5.0 GT/s)</td>
<td>74.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
2.5.8 PLL Loop Bandwidth Testing

PLL bandwidth and peaking parameters are specified for 2.5 and 5Gbps operations. The Rx jitter for 2.5Gbps is inherently defined within the minimum eye width. However, the parameters for 5Gbps operation are separated for two-phase jitter frequency ranges. Each range specifies the allowable random and deterministic jitter components. The PLL bandwidth when measured with compliance pattern must be between 5 and 16 MHz if the peaking is less than 1 dB or must be between 8 and 16 MHz with a peaking of less than 3 dB. For 2.5 Gbps, the 3 dB point must fall between 1.5 and 22 MHz with peaking less than 3 dB.

2.5.8.1 PCI Express PLL Bandwidth Setup

The same PCI Express CEM Compliance Channel is applied to PCI Express PLL Bandwidth testing. The Ref CLK+/− is provided by the Tektronix CR125 Clock Recovery unit, and PCIe TX+/− lanes passing through both boards are connected to DATA_IN+/− of the CR125 unit. The CR125 DATA_OUT+/− must be terminated with 50 Ω terminators for M2S050-FG896 silicon to begin transmitting PCI Express Compliance Patterns upon power-up.
2.5.9 PCI Express Receiver Testing

Receiver testing stresses the incoming signal to determine its robustness to operate in typical system environments with a degree of noise and signal fluctuations. The test setup impairs the signal to the receiver by adding jitter, and determines that it can run normally with a long-term bit error rate target of $10^{-12}$.

2.5.9.1 PCI Express Receiver Setup

The same PCI Express CEM Compliance Channel setup is used for the PCI Express Receiver testing. The JBERT and De-emphasis Box are interconnected together to provide a necessary generator for the PCI Express Receiver testing. The entire PCI Express CEM setup with an additional 7" of trace is calibrated to provide PCI Express Compliant Stressed Eye at the RX package balls of the M2S050-FG896 silicon under test. A 12 MHz CDR bandwidth was used to test the PCI Express Receiver Jitter Tolerance testing and was limited to only 5Gbs during the Worst Case Condition Phase of
Characterization. The test equipment stress the receiver by imposing sinusoidal noise, and monitors the bit error rate of the system.

**Figure 10**  Receiver Test Setup

![Receiver Test Setup Diagram](image)

**Table 11**  RX JTOL Compliance Tests (GEN1 & GEN 2)

<table>
<thead>
<tr>
<th>Conditions</th>
<th>100 °C Vmin</th>
<th>85 °C Vmin</th>
<th>0 °C Vmin</th>
<th>-40 °C Vmin</th>
<th>25 °C Vtyp</th>
<th>100 °C Vmax</th>
<th>85 °C Vmax</th>
<th>0 °C Vmax</th>
<th>-40 °C Vmax</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Corner</td>
<td>TC115</td>
<td>TC116</td>
<td>TC118</td>
<td>TC119</td>
<td>TC138</td>
<td>TC94</td>
<td>TC95</td>
<td>TC97</td>
<td>TC98</td>
</tr>
<tr>
<td>BER Results</td>
<td>&gt; 1e-13</td>
<td>&gt; 1e-13</td>
<td>&gt; 1e-13</td>
<td>&gt; 1e-13</td>
<td>&gt; 1e-13</td>
<td>&gt; 1e-13</td>
<td>&gt; 1e-13</td>
<td>&gt; 1e-13</td>
<td>&gt; 1e-13</td>
</tr>
</tbody>
</table>

**Rx_5Gbps_Jitter Tol**

PCI Express 2.0 Add-In Card

**Figure 11**  Typical Receiver Tolerance Test Plot

![Typical Receiver Tolerance Test Plot](image)
2.6 Interoperability Results

The PCISIG Integrators List confirms that Microsemi has satisfied the PCISIG Compliance Program and that the endpoint solution successfully interoperated with other available systems at a PCISIG plug fest. Microsemi Smartfusion2 SoC and IGLOO2 FPGAs are listed under the Components section of the Integrators List. The list below highlights the many different partners, which interoperated successfully with Microsemi Smartfusion2 and IGLOO2 endpoints at the testing sessions.

Table 12 • PCIe Interoperability Systems

<table>
<thead>
<tr>
<th>System</th>
<th>Chip Set</th>
<th>CPU</th>
<th>Endpoint</th>
<th>System</th>
</tr>
</thead>
<tbody>
<tr>
<td>MindShare</td>
<td>Intel Sandy Bridge</td>
<td>Root Complex</td>
<td>2.0 @ 2.5GT/s, 3.0 A 8GT/s</td>
<td></td>
</tr>
<tr>
<td>X10SLM</td>
<td>Intel Lynx Point</td>
<td>Root Complex</td>
<td>2.0 @ 2.5GT/s, 3.0 A 8GT/s</td>
<td></td>
</tr>
<tr>
<td>RoseCity</td>
<td>Patsburgh</td>
<td>Root Complex</td>
<td>2.0 @ 2.5GT/s, 3.0 A 8GT/s</td>
<td></td>
</tr>
<tr>
<td>Gigabyte GA-Z77X-UD5H</td>
<td>Intel Z77</td>
<td>Root Complex</td>
<td>2.0 @ 2.5GT/s, 3.0 A 8GT/s</td>
<td></td>
</tr>
<tr>
<td>ioMillennia</td>
<td>Intel</td>
<td>Switch/System</td>
<td>2.0 @ 2.5GT/s, 3.0 A 8GT/s</td>
<td></td>
</tr>
<tr>
<td>PLX</td>
<td>PEX 8748</td>
<td>Switch/System</td>
<td>2.0 @ 2.5GT/s, 3.0 A 8GT/s</td>
<td></td>
</tr>
<tr>
<td>PLX 5</td>
<td>PEX 8718</td>
<td>Switch/System</td>
<td>2.0 @ 2.5GT/s, 3.0 A 8GT/s</td>
<td></td>
</tr>
<tr>
<td>PLX 4</td>
<td>PEX 8714</td>
<td>Switch/System</td>
<td>2.0 @ 2.5GT/s, 3.0 A 8GT/s</td>
<td></td>
</tr>
<tr>
<td>PLX 3</td>
<td>PEX 8749</td>
<td>Switch/System</td>
<td>2.0 @ 2.5GT/s, 3.0 A 8GT/s</td>
<td></td>
</tr>
</tbody>
</table>

2.7 Conclusion

The test results demonstrate that the capabilities of the SmartFusion2 and IGLOO2 PCIe solution systems require high reliability devices to be robust. This report provides a baseline summary of the thorough testing performed by Microsemi to assure users that the device meets the performance and functional requirements in their customized PCI Express system.