

# VHDL VITAL and Verilog Compile Instructions for Standalone ModelSim with Libero<sup>®</sup> IDE

If you have a standalone version of ModelSim, it can be integrated with Actel Libero Integrated Design Environment (IDE) software in such a way that if you run simulation inside Libero IDE, it will:

- Automatically map the compiled VITAL (VHDL) or Verilog library
- Compile source code and testbench

You can download VITAL and Verilog library source files from the Actel website. You must compile the Actel source library and map it during simulation.

To automatically map your compiled libraries and compile your source code and testbench:

1. Open **Libero IDE**. From the **Options** menu, select **Profile**.
2. Add the **ModelSim** standalone executable. Type in the full location of the ModelSim executable in the **Location** field (Figure 1).




Figure 1 • Profile Dialog Box

You must compile the VITAL and/or Verilog libraries in a specific directory.

## Compile the VHDL VITAL Library

The procedure below describes how to compile an Actel VITAL library in the <Drive>:\ModelSim\Actel\VHDL directory.

1. Create a new directory tree called \Actel\VHDL\src directory in your ModelSim installation directory, i.e. <Drive>:\ModelSim\Actel\VHDL\src. Copy the source library you downloaded from the Actel website into the src folder you just created.
2. Invoke the ModelSim HDL simulator.
3. Change your directory to <Drive>:\ModelSim\_install\Actel\VHDL. Type the following command at the prompt:

```
cd <Drive>:/ModelSim_install/Actel/VHDL
```

4. Create a family library directory <fam\_lib> for your simulator. Type the following command at the prompt:

```
vlib <fam_lib>
```

i.e., vlib a54sxa

5. Map the Actel VITAL library to the <fam\_lib> directory. Type the following command at the prompt:

```
vmap <fam_lib> <Drive>:/ModelSim_install/Actel/VHDL /<fam_lib>
```

6. Compile the library. Type the following command at the prompt:

```
vcom -work <fam_lib> src/<act_fam>.vhd
```

For example, to compile the SX-A library for your simulator, type the following command:

```
vcom -work a54sxa src/54sxa.vhd
```

7. (Optional) Compile the migration library. Only perform this step if you are using the migration library. Type the following command at the prompt:

```
vcom -work <fam_lib> src/<act_fam>_mig.vhd
```

### **Verilog Library Compile**

The procedure below explains how to compile an Actel Verilog library in the **<Drive>:\ModelSim\Actel\Vlog** directory.

1. Create a new directory tree called **\Actel\Vlog\src** in your ModelSim installation directory. Copy the source library you downloaded from the Actel website into the src folder you just created.
2. Invoke the ModelSim HDL simulator.
3. Change directory to the **<Drive>:\ModelSim\_install\Actel\Vlog** directory. Type the following command at the prompt:

```
cd <Drive>:/ModelSim_install/Actel/vlog
```

4. Create a family library directory **<fam\_lib>** for your simulator. Type the following command:

```
vlib <fam_lib>
```

i.e., vlib 54sxa

5. Compile the Actel library. Type the following command:

```
vlog -work <fam_lib> src/<act_fam>.v
```

6. (Optional) Compile the migration library. Only perform this step if you are using the migration library. Type the following command:

```
vlog -work <fam_lib> src/<act_fam>_mig.v
```

### **Sample Scripts**

In following scripts add32.vhd, add32\_tb.vhd, and add32.sdf are source code, testbench, and the SDF file, respectively. The add32\_0 is the instance for add32 in testbench.

#### **Pre-Synthesis Simulation**

```
vmap work ./work_presyn
vcom -93 -work work_presyn ../hdl/add32.vhd
vcom -93 -work work_presyn ../stimulus/add32_tb.vhd
```

```
vsim work_presyn.testbench
add wave /testbench/*
run 1000ns
```

#### **Post-Synthesis Simulation**

```
vlib work_postsyn
vmap work ./work_postsyn
vcom -93 -work work_postsyn ../synthesis/add32.vhd
vcom -93 -work work_postsyn ../stimulus/add32_tb.vhd
```

```
vsim work_postsyn.testbench
add wave /testbench/*
run 1000ns
```

#### **Post-layout Simulation**

```
vlib work_postlayout
vmap work ./work_postlayout
vcom -93 -work work_postlayout ../designer/add32.vhd
vcom -93 -work work_postlayout ../stimulus/add32_tb.vhd
```

```
vsim -sdfmax /add32_0=../designer/add32.sdf work_postlayout.testbench
add wave /testbench/*
run 1000ns
```

Actel and the Actel logo are registered trademarks of Actel Corporation.  
All other trademarks are the property of their owners.



<http://www.actel.com>

**Actel Corporation**

2061 Stierlin Court  
Mountain View, CA  
94043-4655 USA

**Phone** 650.318.4200  
**Fax** 650.318.4600

**Actel Europe Ltd.**

Dunlop House, Riverside Way  
Camberley, Surrey GU15 3YL  
United Kingdom

**Phone** +44 (0) 1276 401 450  
**Fax** +44 (0) 1276 401 490

**Actel Japan**

EXOS Ebisu Bldg. 4F  
1-24-14 Ebisu Shibuya-ku  
Tokyo 150 Japan

**Phone** +81.03.3445.7671  
**Fax** +81.03.3445.7668

**Actel Hong Kong**

39th Floor, One Pacific Place  
88 Queensway, Admiralty  
Hong Kong

**Phone** +852.227.35712  
**Fax** +852.227.35999