



# TOTAL IONIZING DOSE TEST REPORT

No. 05T-RTSX32SU-D1JW21

March 11, 2005

J.J. Wang

(650) 318-4576

[jih-jong.wang@actel.com](mailto:jih-jong.wang@actel.com)

## I. SUMMARY TABLE

| Parameter                                     | Tolerance   |
|---|---|
| 1. Gross Functionality                        | Passed 100 krad (Si) after room temperature annealing   |
| 2. Power Supply Current ( $I_{CCA}/I_{CCI}$ ) | Passed 91 krad (Si) per 25-mA spec. Post 100 krad (Si) and after 5 days room temperature annealing: average $I_{CCA} = 136.4$ mA, and average $I_{CCI} = 123.2$ mA. |
| 3. Input Threshold ( $V_{TIL}/V_{IH}$ )       | Passed 100 krad (Si)  |
| 4. Output Drive ( $V_{OL}/V_{OH}$ )           | Passed 100 krad (Si)  |
| 5. Propagation Delay                          | Passed 100 krad (Si) for 10% degradation criterion.   |
| 6. Transition Time                            | Passed 100 krad (Si)  |

## II. TOTAL IONIZING DOSE (TID) TESTING

This testing is designed on the base of an extensive database (see, for example, TID data of antifuse-based FPGA in <http://www.klabs.org/>) accumulated from the TID testing of many generations of antifuse-based FPGAs. One distinctive quality about this testing is the bench measurement of electrical parameters. Compared to an automatic-tester measurement, the bench measurement offers lower noise, better accuracy and more flexibility. In this test, the threshold of most of the available inputs is measured.

### A. Device-Under-Test (DUT) and Irradiation Parameters

Table 1 lists the DUT and irradiation parameters. There are two groups: DUT 67663 and 67714 are irradiated to 60 krad; DUT 67741, 67771 and 67774 are irradiated to 100 krad. During irradiation each input or output is grounded through a 1-M ohm resistor; during annealing each input or output is grounded through a 1-k ohm resistor. Appendix A contains the schematics of the bias circuit.

Table 1 DUT and Irradiation Parameters

|   |  |
|---|--|
| Part Number   | RTSX32SU   |
| Package   | CQFP256  |
| Foundry   | United Microelectronics Corp.                          |
| Technology  | 0.25 $\mu$ m CMOS                                      |
| DUT Design  | TDSX32CQFP256_2Strings                                 |
| Die Lot Number  | D1JW21   |
| Quantity Tested   | 5  |
| Serial Number   | 60 krad: 67663, 67714<br>100 krad: 67741, 67771, 67774 |
| Radiation Facility  | Defense Microelectronics Activity                      |
| Radiation Source  | Co-60  |
| Dose Rate   | 1 krad (Si)/min ( $\pm 5\%$ )                          |
| Irradiation Temperature                                   | Room   |
| Irradiation and Measurement Bias<br>( $V_{CCI}/V_{CCA}$ ) | Static at 5.0 V/2.5 V                                  |

## B. Test Method




Figure 1 Parametric test flow chart

The test method generally follows the guidelines in the military standard TM1019. Figure 1 is the flow chart showing the steps for parametric tests, irradiation, and post-irradiation annealing.

The accelerated aging, or rebound test mentioned in TM1019 is unnecessary because there is no adverse time dependent effect (TDE) in products manufactured by sub-micron CMOS technology. To prove this point, test data using a high dose rate (1 krad (Si)/min) are compared with test data using a low dose rate (1 krad (Si)/hr) for devices manufactured by several generations of sub-micron CMOS technologies. Since the results always show the low-dose-rate degradation less than the high-dose-rate degradation, the elevated rebound annealing would artificially improve the electrical parameters. Therefore, only room temperature annealing is performed in this report. DUTs in both the 60-krad group and 100-krad group are biased annealed for 5 days after the 100 irradiation.

## C. Design and Parametric Measurements

DUTs use a high utilization generic design (TDSX32CQ256\_2Strings) to test total dose effects in typical space applications. Appendix B contains the schematics illustrating the logic design.

Table 2 lists each electrical parameter and the corresponding logic design. The functionality is measured on the output pins (O\_AND3 and O\_AND4) of two combinational buffer-strings with 616 buffers each and output pins (O\_OR4 and O\_NAND4) of a shift register with 512 bits.  $I_{CC}$  is measured on the power supply of the logic-array ( $I_{CCA}$ ) and I/O ( $I_{CCI}$ ) respectively. The input logic thresholds ( $V_{TIL}/V_{IH}$ ) are measured on twelve combinational nets listed in Table 2. The output-drive voltages ( $V_{OL}/V_{OH}$ ) are measured on a combinational net, the input pin DA to the output pin QA0. The propagation delays are measured on the O\_AND4 output of one buffer string. The delay is defined as the time delay from the time of triggering edge at the CLOCK input to the time of switching state at the output O\_AND4. Both the low-to-high and high-to-low output transitions are measured; the propagation delay is defined as the average of these two transitions. The transition characteristics, measured on the output O\_AND4, are displayed as oscilloscope snapshots of the rising and falling edge during logic transitions.

Table 2 Logic Design for Parametric Measurements

| Parameters                              | Logic Design   |
|---|--|
| 1. Functionality                        | All key architectural functions (pins O_AND3, O_AND4, O_OR3, O_OR4, and O_NAND4)   |
| 2. $I_{CC}$ ( $I_{CCA}/I_{CCI}$ )       | DUT power supply   |
| 3. Input Threshold ( $V_{TIL}/V_{IH}$ ) | Input buffers (DA/QA0, DAH/QA0H, ENCCTR/Y00, ENCCTRH/Y00H, IDII0/IDIO0, IDII1/IDIO1, IDII2/IDIO2, IDII3/IDIO3, IDII4/IDIO4, IDII5/IDIO5, IDII6/IDIO6, IDII7/IDIO7) |
| 4. Output Drive ( $V_{OL}/V_{OH}$ )     | Output buffer (DA/QA0)   |
| 5. Propagation Delay                    | String of buffers (pin LOADIN to O_AND4)   |
| 6. Transition Characteristic            | D flip-flop output (O_AND4)  |

### III. TEST RESULTS

#### A. Functionality

Every DUT passes the pre-irradiation and post-irradiation-annealing functional tests.

#### B. Power Supply Current ( $I_{CCA}$ and $I_{CCI}$ )

Since the pre-irradiation  $I_{CCA}$  and  $I_{CCI}$  of every DUT are below 1 mA, the in-flux  $I_{CC}$ -plots of Figure 2 to Figure 6 basically show the radiation-induced leakage current. For every DUT, the logic array current,  $I_{CCA}$  exhibits a transition near 60 krad. This transition is due to the temporary degradation of the charge pump because the radiation-induced leakage current overloads the output of the charge pump. After the pump degrading to a certain voltage, the array logic changes to another state and logic outputs are disabled; this causes the  $I_{CCA}$  transition. However, the temporary degradation of the charge pump is only a testing artifact because the logic outputs recover after few hours of room temperature annealing.

By technicality, TM1019 doesn't allow further irradiation after disabling of the logic outputs. However, in this case, because the logic state of the DUT is still well defined, further irradiation is still valid. Every DUT was irradiated to 100 krad; after few hours of room temperature annealing, the logic outputs in every DUT were recovered.

The room temperature annealing effect on  $I_{CC}$  is shown by Table 3, where the post-annealing data are compared with the post-irradiation data.

Table 3 Post Irradiation and Post-Annealing  $I_{CC}$

| DUT   | Total Dose | $I_{CCA}$ (mA) |          | $I_{CCI}$ (mA) |          |
|-------|------------|----------------|----------|----------------|----------|
|       |            | Post-rad       | Post-ann | Post-rad       | Post-ann |
| 67663 | 60 krad    | 12.1           | 8        | 28             | 11       |
| 67714 | 60 krad    | 9.4            | 5        | 19.3           | 7        |
| 67741 | 100 krad   | 256            | 68       | 192            | 66       |
| 67771 | 100 krad   | 199            | 62       | 151            | 58       |
| 67774 | 100 krad   | 190            | 68       | 154.4          | 64       |

The 60-krad group shows the post-annealed  $I_{CC}$  passing the 25 mA spec. For the 100-krad group, a semi-log empirical equation is used to extrapolate the room temperature annealing for 10 years. Using the worst case, DUT 52557, the tolerance is extracted as 91 krad for 10 years mission




Figure 2 In flux  $I_{CCI}$  and  $I_{CCA}$  of DUT 67663, 60-krad total dose




Figure 3 In flux  $I_{CCI}$  and  $I_{CCA}$  of DUT 67714, 60-krad total dose




Figure 4 In flux  $I_{CCl}$  and  $I_{CCA}$  of DUT 67741,  $I_{CCA}$  shows a transition near 67 krad that indicates the temporary disabling of the outputs




Figure 5 In flux  $I_{CCl}$  and  $I_{CCA}$  of DUT 67771,  $I_{CCA}$  shows a transition near 74 krad that indicates the temporary disabling of the outputs.




Figure 6 In flux  $I_{CCA}$  and  $I_{CCI}$  of DUT 67774,  $I_{CCA}$  shows a transition near 75 krad that indicates the temporary disabling of the outputs.





#### *F. Transition Time*

Figures 7 to 26 show the post-annealing transition rising and falling edges. These waveforms show no observable radiation induced degradations.




Figure 7 Pre-annealing rising edge of DUT 67663, abscissa scale is 2 V/div and ordinate scale is 2 ns/div.




Figure 8 Post-annealing rising edge of DUT 67663, abscissa scale is 2 V/div and ordinate scale is 2 ns/div.




Figure 9 Pre-annealing rising edge of DUT 67714, abscissa scale is 2 V/div and ordinate scale is 2 ns/div.




Figure 10 Post-annealing rising edge of DUT 67714, abscissa scale is 2 V/div and ordinate scale is 2 ns/div.




Figure 11 Pre-annealing rising edge of DUT 67741, abscissa scale is 2 V/div and ordinate scale is 2 ns/div.




Figure 12 Post-annealing rising edge of DUT 67741, abscissa scale is 2 V/div and ordinate scale is 2 ns/div.




Figure 13 Pre-annealing rising edge of DUT 67771, abscissa scale is 2 V/div and ordinate scale is 2 ns/div.




Figure 14 Post-annealing rising edge of DUT 67771, abscissa scale is 2 V/div and ordinate scale is 2 ns/div.




Figure 15 Pre-annealing rising edge of DUT 67774, abscissa scale is 2 V/div and ordinate scale is 2 ns/div.




Figure 16 Post-annealing rising edge of DUT 67774, abscissa scale is 2 V/div and ordinate scale is 2 ns/div.




Figure 17 Pre-annealing falling edge of DUT 67663, abscissa scale is 2 V/div and ordinate scale is 2 ns/div.




Figure 18 Post-annealing falling edge of DUT 67663, abscissa scale is 2 V/div and ordinate scale is 2 ns/div.




Figure 19 Pre-annealing falling edge of DUT 67714, abscissa scale is 2 V/div and ordinate scale is 2 ns/div.




Figure 20 Post-annealing falling edge of DUT 67714, abscissa scale is 2 V/div and ordinate scale is 2 ns/div.




Figure 21 Pre-annealing falling edge of DUT 67741, abscissa scale is 2 V/div and ordinate scale is 2 ns/div.




Figure 22 Post-annealing falling edge of DUT 67741, abscissa scale is 2 V/div and ordinate scale is 2 ns/div.




Figure 23 Pre-annealing falling edge of DUT 67771, abscissa scale is 2 V/div and ordinate scale is 2 ns/div.




Figure 24 Post-annealing falling edge of DUT 67771, abscissa scale is 2 V/div and ordinate scale is 2 ns/div.




Figure 25 Pre-annealing falling edge of DUT 67774, abscissa scale is 2 V/div and ordinate scale is 2 ns/div.







Figure 26 Post-annealing falling edge of DUT 67774, abscissa scale is 2 V/div and ordinate scale is 2 ns/div.


## Appendix A DUT Bias








**APPENDIX B DUT DESIGN SCHEMATICS (TDSX32CQ256\_2STRINGS is the same as TDSX72CQ256\_2STRINGS except the sizes of buffer strings and shift registers)**





































# TAKE NOTE OF THIS



|   |   |            |   |
|---|---|------------|---|
| 1   | 2 | 3          | 4 |
| A   | B | C          | D |
| E   | F | G          | H |
| I   | J | K          | L |
|  |   |            |   |
| <p><i>K - logic</i></p> <p>TDSX72CQ256 - 2S trin gs</p>                             |   |            |   |
| DATE :<br>REV. :  |   | DRAWN BY : |   |
| A   | B | C          | D |
| E   | F | G          | H |
| I   | J | K          | L |
|  |   |            |   |

