AC306 Application Note Using ProASICPLUS Clock Conditioning Circuits



Power Matters."



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 E-mail: sales.support@microsemi.com www.microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners. Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document or to any products and services at any time without notice.

About Microsemi

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 4,800 employees globally. Learn more at www.microsemi.com.



Contents

1	Revisi	on His	tory	2
	1.1	Revisio	n 7.0	2
	1.2	Revisio	n 6.0	2
2	Using	ProAS	ICPLUS Clock Conditioning Circuits	4
	2.1	Introduc	tion	4
	22	Referen		4
	23	ProASI	PILIS PIL Core Characteristics	4
	2.0			т и
	2.4	2 4 1		4 4
		2.4.1	Interface and Access to the Global Network	- 6
		2.4.3	Physical Implementation	6
		2.4.4	Functional Description	7
		2.4.5	Configurability	8
	2.5	Detailed	Application Information	8
		2.5.1	Clock Division and Multiplication	8
		2.5.2	Clock Delay	9
		2.5.3	Phase Shift	0
		2.5.4	Bypass Modes	0
		2.5.5	Lock Function	1
		2.5.6	Internal and External PLL Feedback	1
	2.6	Integrat	ion of ProASICPLUS PLL in an HDL Design 1	1
		2.6.1	Primitive Port List	1
		2.6.2	PLL Generation	4
		2.6.3	Main Menu of the PLL Generation Tool	5
		2.6.4	Integration in an HDL Flow	6
	2.7	Optimal	Usage of the Global Resources and PLL	6
		2.7.1	Obtaining the Desired Frequencies by Optimizing with Bypass Mode	6
		2.7.2	Selecting the Desired Global Network	7
		2.7.3	Cascading PLLs	8
		2.7.4	Place-and-Route Stage Considerations	8
	2.8	Board-L	evel Considerations	9



Figure: 1	Internal Architecture of the ProASICPLUS Clock Conditioning Circuitry	5
Figure: 2	External and Internal Interface to the ProASICPLUS Clock Conditioning Circuitry	8
Figure: 3	Simplified Clock Conditioning Block Diagram Showing Multiplication and Division.	9
Figure: 4	Phase Shift of Primary Clock	10
Figure: 5	Detailed Schematic Drawing of the Bypass Modes	11
Figure: 6	Block Diagram of the Feedback Circuitry in an HDL Design	11
Figure: 7	Selection of the Feedback Loop by FBSEL [1:0]	13
Figure: 8	SmartGen GUI for PLL Generation	14
Figure: 9	Using the Bypass Mode to Optimize Target Frequencies – Case A	17
Figure: 10	Using the Bypass Mode to Optimize Target Frequencies – Case B	17
Figure: 11	Examining the Global Network Driver in Microsemi Designer ChipPlanner.	18



Table 1:	Clock Conditioning Circuitry Multiplexer (MUX) Settings.	. 5
Table 2:	PLL Core Output Ports	12
Table 3:	OBMUX [2:0] Global Multiplexing in GLB Path	13
Table 4:	OAMUX [1:0] Global Multiplexing in GLA Path	13
Table 5:	FBSEL[1:0] Selection of the PLL Feedback Clock	13
Table 6:	Global Driver Pad Location	18



1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 7.0

Revision 7.0 of the document has non-technical updates.

1.2 Revision 6.0

The following list of changes are implemented in the revision 6.0 of the document:

- Table 1 PLL Core General Characteristics was deleted
 - Figure 1, page 5 was updated to delete the following:
 - 270° and 7 signal
 - 90° and 5 signals
- Table 1, page 5 was updated to change 90° and 270° to Not Used
- The Functional Description section was deleted because the content was redundant with the information in the Clock Division and Multiplication, page 8
- The Clock Division and Multiplication, page 8 was updated to include information about /u and /v.
- Figure 4, page 10 was updated to delete 270° and 90°
- The Phase Shift, page 10 was updated to delete 270° and 90°. Information was also added about phase synchronization between CLKA and CLKB
- In Primitive Port List, page 11, Dividers was updated to include OBDIV and OADIV information
- In Table 3, page 13, the descriptions for values 101 and 111 were changed to "Not Used"
- Figure 8, page 14 was updated with a SmartGen screen shot since the previous one was from ACTgen
- Figure 9, page 17 was updated to delete 270° and 90°
- Figure 10, page 17 was updated to delete 270° and 90°

1.3 Revision 5.0

Revision 5.0 of the document has non-technical updates.

1.4 Revision 4.0

The following list of changes are implemented in the revision 6.0 of the document:

- Table 1, page 5 was updated
- Figure 1, page 5 was updated
- Functional Description, page 7 was updated
- Figure 2, page 8 was updated
- Figure 7, page 13 was updated
- Figure 11, page 18 was updated

1.5 Revision 3.0

The following list of changes are implemented in the revision 3.0 of the document:

- Figure 1, page 5 was updated
- Board-Level Considerations, page 19 was updated



2 Using ProASICPLUS Clock Conditioning Circuits

2.1 Introduction

ProASIC^{PLUS} devices include two clock conditioning circuits on opposite sides of the die. Each clock conditioning circuit contains a phase locked loop (PLL), several delay lines, clock multipliers/dividers, and all the circuitry for interconnection of the external bidirectional global pads and low-voltage positive emitter coupled logic (LVPECL) pads to the global low-skew network. The circuitry offers the flexibility to bypass the PLL core using just the surrounding dividers and delay elements.

The clock conditioning circuit enables the user to perform the following functions:

- Clock phase adjustment using the PLL's multi-phase voltage controlled oscillator (VCO)
- Clock delay minimization using the various delay elements inserted in different paths
- Clock frequency synthesis using the different dividers around the PLL
- Any combination of the above

ProASIC^{PLUS} PLLs can be configured either statically or dynamically. For a PLL static configuration, user can invoke SmartGen to set the various parameters. In dynamic mode, designers are able to set all the configuration parameters using either the external JTAG port or an internally-defined serial interface. The dynamic-mode PLL can be switched to static mode during operation by just changing a mode selection bit. User can have a single, stable static configuration or can switch to dynamic mode and run the clock at a different speed for a selected sequence of events. Repeating the whole design flow—from rewriting the HDL code to programming the device with the new configuration—is not necessary. This feature also enables the user to compensate for temperature drift or other external changes.

2.2 References

The following documents are referred in this document:

ProASICPLUS Flash Family FPGAs Datasheet

ProASICPLUS PLL Dynamic Reconfiguration Using JTAG

2.3 ProASIC^{PLUS} PLL Core Characteristics

For further details and characterized timing numbers, please refer to the *ProASICPLUS Flash Family FPGAs Datasheet.*

2.4 Clock Conditioning Circuit Features

This section introduces various features of the clock conditioning block, discusses different use models, and briefly sdescribes the interface to various external pads.

2.4.1 Architecture

Figure 1, page 5 and Table 1, page 5 show the internal architecture of the ProASIC^{PLUS} clock conditioning circuitry. Refer to the following sections for details on the different elements of the block diagram.





Figure 1 • Internal Architecture of the ProASICPLUS Clock Conditioning Circuitry

Note: FBDLY is a four-bit programmable delay line from 0 to 4 ns in 250 ps increments.

Note: DLYA, DLYB, DLYAFB are two-bit programmable delay lines with values 0, 250 ps, 500 ps, and 4 ns.

Note: OBDIV divides the phase-shift since it takes place after the PLL Core.

Table 1 •	Clock Conditioning Ci	rcuitry Multiplexer	(MUX) Settings
-----------	-----------------------	---------------------	----------------

	Feedback Path: Negative Delay to the PLL Output		
	Signal	Comments	
XDLYSEL	XDLYSEL	XDLYSEL	XDLYSEL
0	+0	Use feedback as is	Use feedback as is
1	-2.95 ns	De-skew feedback by advancing clock by system delay	De-skew feedback by advancing clock by system delay
FBSEL	FBSEL	FBSEL	FBSEL
1	+0	Internal feedback	Internal feedback
2	-0.25 up to -4 ns	Internal feedback and advance clock in 0.25 ns increments up to 4 ns (FBDLY)	Internal feedback and advance clock in 0.25 ns increments up to 4 ns (FBDLY)
3	EXTFB	Use external feedback	Use external feedback
_	-	-	-
OBMUX	GLB	OAMUX	GLA
0	Bypass, no divider	0	Bypass, no divider
1	Bypass, use divider	1	Bypass, use divider



	Feedback Path: Negative Delay to the PLL Output	9	
	Signal	Comments	
2	Delay clock in 0.25ns increments up to 4 ns (FBDLY)	2	Delay clock in 0.25ns increments up to 4 ns (FBDLY)
4	+0°	3	+0°
5	Not Used	-	-
6	+180°	-	_
7	Not Used	-	_
DLYB	DLYB	DLYA	DLYA
0	+0	0	+0
1	+0.25 ns	1	+0.25 ns
2	+0.50 ns	2	+0.50 ns
3	+4.0 ns	3	+4.0 ns

Table 1 • Clock Conditioning Circuitry Multiplexer (MUX) Settings

2.4.2 Interface and Access to the Global Network

The clock conditioning block enables the connection from the ProASIC^{PLUS} bidirectional global pads, the differential LVPECL input pad pair, user I/Os, or even an internally generated signal to the global low-skew network and/or the PLL reference clock. The circuitry offers the possibility of driving the global networks with the outputs from the PLL core. The two-per-side global pads connect to the global networks or PLL reference clock input on the same side. For example, one global clock network can be driven directly from the output clock of the PLL, whereas the other global clock network can be driven from the same output clock but with phase-shift or time delay.

2.4.3 Physical Implementation

Each side of the chip contains a clock conditioning circuit based on a 180 MHz PLL block (Figure 1, page 5).

Two global multiplexed lines extend along each side of the chip to provide bidirectional access to the PLL on that side (neither of the MUXes can be connected to the opposite side's PLL). Each global line has optional LVPECL input pads. The global lines may be driven by the LVPECL global input pad, the outputs from the PLL block, or both. Each global line can be driven by a different output from the PLL. Unused global pins can either be configured as regular I/Os or left unconnected. They default to an input with pull-up. The two signals available to drive the global networks have the following options (Figure 2, page 8).

2.4.3.1 Global A (Secondary Clock)

- Output from Global MUX A
- Conditioned version of PLL output (fOUT) delayed or advanced
- Divided version of either of the above
- Further delayed version of either of the above (0.25 ns, 0.50 ns, or 4.00 ns delay)¹

2.4.3.2 Global B

- Output from Global MUX B
- Delayed or advanced version of fOUT
- Divided version of either of the above
- Further delayed version of either of the above (0.25 ns, 0.50 ns, or 4.00 ns delay)¹
- 1. The preceding options (Global A and Global B) are available through the delay feature of the Global MUX driver.



2.4.4 Functional Description

Each PLL block contains four programmable dividers as shown in Figure 1, page 5, which allow frequency scaling of the input clock signal as follows:

- The n divider divides the input clock by integer factors from 1 to 32.
- The m divider in the feedback path allows multiplication of the input clock by integer factors ranging from 1 to 64.
- The two dividers together can implement any combination of multiplication and division resulting in a clock frequency between 24 and 180 MHz exiting the PLL core. This clock has a fixed 50% duty cycle.
- The output frequency of the PLL core is given by the following equation (f_{IN} is the input clock frequency):

$$f_{VCO} = f_{IN} \times m/n$$

EQ 1

• The third and fourth dividers (u and v) permit each of the signals applied to the global network to be further divided by integer factors ranging from 1 to 4.

The following equations enable the user to define a wide range of frequency multipliers and divisors

$$f_{GLB} = f_{IN} \times m/(n \times u)$$

EQ 2

$$f_{GLA} = f_{IN} \times m/(n \times v)$$

EQ 3

The clock conditioning circuit can advance or delay the clock up to 8 ns (in increments of 0.25 ns) relative to the positive edge of the incoming reference clock. The system also allows for the selection of the output frequency clock phases of 0° and 180°. Prior to the application of signals to the global drivers, they pass through programmable delay units, one per global network. These units permit the delay= of global signals relative to other signals to assist in the control of input setup times or other applications. Not all possible combinations of input and output modes can be used. The degrees of freedom available in the bidirectional global pad system and in the clock conditioning circuit have been restricted. This prevents unnecessary and unmanageable design and software work.

The following figure shows the clock inputs (excluding the external feedback input) to the PLL core. CLK is the primary input clock, while CLKA, the second input clock, is used as a reference clock for the secondary output clock (GLA) of the PLL core when the PLL is bypassed. The CLKA input clock is used only when PLL is in the bypass secondary mode. This is discussed in more detail in the Bypass Modes, page 10







To Core

2.4.5 Configurability

The clocking circuitry is fully reconfigurable using either Flash configuration bits (set in the programming bit-stream) or a simple asynchronous interface (dynamically accessible from internal user registers or the JTAG interface). This allows parameters such as the PLL divide ratios to be modified during operation. For more information on the dynamic reconfiguration of the PLLs, refer to the *ProASICPLUS PLL Dynamic Reconfiguration Using JTAG application note*.

2.5 Detailed Application Information

The following sections describe the detailed features of the application.

2.5.1 Clock Division and Multiplication

In addition to PLL, the block contains four programmable dividers, as shown in Figure 3, page 9. The first divider, "÷n," is located in the input path to provide integer division factors ranging from 1 up to and including 32.

Two other dividers, " \div u" and " \div v," are located in the paths of the two PLL output clocks, CLKA and CLKB. They enable further division of these outputs by factors of 1, 2, 3, and 4. As a consequence, the primary output clock frequency is given by the following equation. The output dividers, " \div u" and " \div v" are not phase synchronized with the input clock or with each other:

$$CLKB = (CLKOUTPLL) \div u$$

EQ 4

and the secondary output clock frequency is given by the following equation:

 $CLKA = (CLKOUTPLL) \div v$

EQ 5



In other words, the CLKB and CLKA frequencies are related according to the following equation:

$$CLKA = ((v \times CLKA) \div u)$$

EQ 6

Overall, a wide range of multiplication and division factors can be defined. CLKB's frequency can be derived from the CLK frequency using the following equations:

$$CLKB = [m \div (n \times u)]$$

EQ 7

 $CLKA = [m \div (n \times v)]$

EQ 8

The arbitrary values of CLKA and CLKB cannot be synthesized for a given value of CLK. The preceding equations allow the user to check all the possible combinations of CLKA and CLKB frequencies. When calculating the desired value of " \div m" and " \div n," consider the frequency range constraints. The output dividers (\div u and \div v) are not designed with a reset signal, so there is no way to guarantee synchronization with the input clock and with each other. The phase coming into the output dividers is aligned with the input clock, but the phase coming out of the divider is unpredictable. If the PLL has been configured such that the output dividers are greater than one, the corresponding clock output (GLB or GLA) may have an indeterminate phase shift with respect to the clock and with each other.

The output delay (DLYB, DLYA) will still be correct, but since the phase coming into the delay module is unpredictable, the clock output may yield unexpected results.

Since *ModelSim* cannot generate an accurate simulation based upon unpredictability, a 180° phase shift may be seen on the clock output when its output divider is not equal to one.

If having an output divider greater than one is unavoidable, the internal PLL output divider has to be replaced with the user's own clock divider.

2.5.2 Clock Delay

The clock conditioning block also performs positive and negative clock delay operations. Delay elements are placed in the output clock paths as well as in the feedback path. They enable up to 8 ns delay with increments of 250 ps. As shown in The following figure and Figure 4, page 10, these delays can be positive or negative. Using a delay element in the output clock path, results in a positive output clock delay relative to the input reference clock. Positive delay in the feedback path is equivalent to negative delay of the output clock; that is, the output clock has advanced relative to the input reference clock. This feature enables the user to remove the delay due to the input clock pad to meet setup time requirements, or to delay the clock to meet the clock-to-out timing requirements.

Figure 3 • Simplified Clock Conditioning Block Diagram Showing Multiplication and Division





Figure 4 • Phase Shift of Primary Clock



2.5.3 Phase Shift

The PLL core allows the user to select one of two clock phases of the primary clock CLKB – 0 and 180 degrees. As shown in the preceding figure, the secondary clock, CLKA, cannot be phase-shifted and is tied to the 0° output phase of the PLL. The setting of the multiplexer selection lines is performed by the software and is transparent to the user. If phase synchronization between CLKA and CLKB is required, Microsemi recommends that the PLL's output divider be replaced by a user created clock divider. Refer to the Clock Division and Multiplication, page 8 for details.

2.5.4 Bypass Modes

The clock conditioning circuit allows CLKA, CLKB, or both to bypass the PLL core. This section describes the methods of bypassing the PLL core and various possibilities for configuring the output clock even when the PLL is bypassed. The bypass modes are extremely useful for optimizing the global network resources. For more information on global network resources, refer to the Optimal Usage of the Global Resources and PLL, page 16.

As depicted in Figure 5, page 11, both input clocks can be independently divided, delayed, or simultaneously divided and delayed without going through the PLL core. A path of the bypass mode of GLB is marked as "Bypass Primary" with a thick line. Notice that the "+n" divider is also bypassed and the divider "+u" can be used in combination with the delay element. Similarly, the bypass mode of GLA is shown as "Bypass Secondary" and the divider "+v" can be used in combination with the delay element downstream. Additionally, the secondary output (GLA) can have its own incoming reference clock as depicted in Figure 2, page 8. If the PLL is in bypass mode, an internal signal is automatically set to switch off the PLL core to avoid unnecessary power dissipation. The place-and-route tool configures this signal using a Flash bit.

Note: This signal can also be dynamically reconfigured.







2.5.5 Lock Function

A Lock signal is provided to indicate that the PLL has locked onto the incoming clock signal. User can employ the "Lock" signal as a soft reset of the logic, driven by GLB and/or GLA.

2.5.6 Internal and External PLL Feedback

The clock conditioning circuitry enables the user to implement the feedback clock signal using an external clock or the output of the PLL itself, as illustrated in Figure 6, page 11.In the case of external feedback, the GLMX pin of the device must be used as the input port of the feedback clock.

Figure 6 • Block Diagram of the Feedback Circuitry in an HDL Design



2.6 Integration of ProASIC^{PLUS} PLL in an HDL Design

The following sections describe the integration of ProASIC^{PLUS} in an HDL design.

2.6.1 **Primitive Port List**

The following is a simplified Verilog description of the PLL primitive. It is intended to show the port list.

module PLLCORE (GLA, GLB, LOCK, SDOUT, CLK, CLKA, EXTFB, SCLK, SSHIFT, SDIN, SUPDATE, MODE, FINDIV, FBDIV, OADIV, OBDIV, OAMUX, OBMUX, FBSEL, FBDLY, XLDYSEL, DLYA, DLYB, STATASEL, STATBSEL); input CLK, CLKA, EXTFB, SCLK, SSHIFT, SDIN, SUPDATE, MODE;



input	[4:0]	FIND	IV;	
input	[5:0]	FBDI	<i>V</i> ;	
input	[1:0]	OBDI	<i>V</i> ;	
input	[1:0;	OADI	<i>V</i> ;	
input	[1:0]	OAMU	Χ;	
input	[2:0]	OBMU	Χ;	
input	[1:0]	FBSEI	L;	
input	[3:0]	FBDL	Y;	
input	[1:0]	DLYA	;	
input	[1:0]	DLYB	;	
input	XDLYSE	EL;		
input	STATAS	SEL;		
input	STATES	SEL;		
output	: GLA,	GLB,	LOCK,	SDOUT
endmoc	dule			

The following table provides a description of the PLL core output ports.

Table 2 •PLL Core Output Ports

Port	Description
GLB	Primary clock output
GLA	Secondary clock output
LOCK	PLL lock signal (when low, the PLL is not locked)

The input ports can be divided into the following categories:

- Input Clocks
 - CLK: Input clock for primary clock
 - CLKA: Input clock for secondary clock. As explained in the References, page 4 and illustrated in Figure 6, page 11, this input clock is used only in the bypass mode.
 - EXTFB: External Feedback. Connects the output of the external feedback PAD to this port Dividers
 - FINDIV [4:0]: Five-bit input divider. The range is from 1 (encoded as "00000") to 32 (encoded as "11111").
 - FBDIV [5:0]: Six-bit divider in the feedback path. It is actually a multiplier of the input frequency. The division values range from 1 (encoded as "000000") to 64 (encoded as "1111111").
 - OBDIV [1:0]: Two-bit divider in the primary clock (GLA) output path. The division values range from 1, (encoded as "00,") to 4.
 - OADIV [1:0]: Two-bit divider in the secondary clock (GLB) output path. The division values
 range from 1 to 4. OBDIV and OADIV are not designed with a reset signal, so there is no way to
 guarantee synchronization with the input clock and with each other. The phase coming into the
 output dividers is correct, but the phase coming out of the divider is unpredictable.
- Delays
 - DLYA[1:0]: Additional delay value for GLA output. "00" means no delay.
 - DLYB[1:0]: Additional delay value for GLB output. "00" means no delay.
 - FBDLY [3:0]: Feedback delay values. The feedback delay values can be selected in 250 ps steps. "0000" encodes 250 ps while "1111" means 4 ns.
 - DLYAFB[1:0]: Additional delay value for GLA output in the feedback path
- Global Network and Feedback Path Multiplexing

The setting of these select lines is performed by the software and is completely transparent to the user. The values set and their descriptions are provided in the following tables.

- Input Multiplexing
 - STATASEL and STATBSEL indicate the multiplexer selection for CLKA and CLK inputs of the PLL. Refer to Figure 2, page 8.
- PLL Configuration Mode



• MODE indicates dynamic or static mode of the PLL. If set to "0," the PLL configuration mode is static. A separate application note, *ProASICPLUS PLL Dynamic Reconfiguration Using JTAG*, describes the dynamic configuration.

Table 3 • OBMUX [2:0] Global Multiplexing in GLB Path

Value	Description	
000	Select Bypass B	
001	Select Global MUXB out	
010	Select output of DelayLine	
011	Reserved	
100	Select Phase 0 of VCO for primary output clock	
101	Not Used	
110	Select Phase 180 of VCO for primary output clock	
111	Not Used	

Table 4 • OAMUX [1:0] Global Multiplexing in GLA Path

Value	Description
00	Select Bypass B
01	Select Global MUXA out
10	Select output of DelayLine
11	Select Phase 0 of VCO

Table 5 • FBSEL[1:0] Selection of the PLL Feedback Clock

Value	Description
00	Selects MUX input of 0. Used for standby mode in standby logic block
01	Selects output of the delay line in the internal feedback path
10	Selects phase 0 of VCO output and skips delay elements in the internal feedback path
11	Selects the external feedback that can be an internal net or an external input

Figure 7 • Selection of the Feedback Loop by FBSEL [1:0]





2.6.2 PLL Generation

SmartGen, the Microsemi core generator, helps the user, to set the PLL parameters and generate HDL and EDIF description files. The following figure shows the main menu for PLL generation.

Figure 8 • SmartGen GUI for PLL Generation

eedback C Internal O Deskewed	Configuration Static Dynamic
External Primary Clock	Bypass PLL
Frequency (MHz) Delay (ns)	33.0000
Phase Shift (Degrees)	0
C Secondary Clock	🗖 Bypass PLL
Input Frequency (MHz)	33.0000
Frequency (MHz)	33.0000
Delay (ns)	0.00

The PLL generation tool offers different options that are described briefly in the following subsections. For more details, refer to the SmartGen online help.

The Input Clock Frequency must be within the 1.5 to 180 MHz range.

The Feedback section allows the user to select between internal, deskewed, or external feedback. Selecting external feedback results in an additional input port to the PLL module which is driven by an external clock input. As mentioned earlier, the external clock feedback should be connected to the GLMX pin.

The Configuration section offers a selection between the static and dynamic configuration options. In dynamic mode, the configuration shift register ports and the MODE signal are accessible to the user's design. This allows switching between the Flash switch and shift register configuration.

For more information, refer to the *ProASICPLUS PLL Dynamic Reconfiguration Using JTAG application note*.

The Primary Clock section enables the user to specify the output frequency, the delay, the phase shift (if any), and whether or not the PLL is bypassed.

The Secondary Clock sub-dialog box enables the user to specify the output frequency, the delay (if any), and whether or not the PLL is bypassed. If the PLL is bypassed, user has the opportunity to specify a different input clock frequency for the secondary output clock.

The bottom of the main menu has a trace window where the tool provides useful information on the PLL generation. User must read these messages carefully in case the expected combination of input and output frequencies is not generated.



For more information on the wide range of combinations, use the equations provided in the Clock Division and Multiplication, page 8.

2.6.3 Main Menu of the PLL Generation Tool

After setting all the required parameters, user can generate one or more PLL configurations with HDL or EDIF descriptions by clicking the **Generate** button. SmartGen enables the user to save the session results and messages in a "log" file.

Following is a Verilog HDL description of a legal PLL core configuration and the surrounding circuitry. The file header provides a summary of all the user's parameter settings.

```
`timescale 1ns/10ps
// Name = MasterPLL
// configuration = static
// clocks = secondary
// feedback = external
// part family = APA
// input clock frequency = 50 MHz
// feedback select = 3
// feedback delay line = 2
// primary clock frequency = 60 MHz
// primary clock delay = 0.5 ns
// primary clock phase shift = 180 degrees
// input clock divider = 5
// feedback divider = 12
// feedback select = 3
// primary clock divider = 2
// primary clock select = 6
// primary clock delay line = 2
// secondary clock frequency = 120 MHz
// secondary clock delay = 0.75 ns
// secondary clock divider = 1
// secondary clock select = 2
// secondary clock delay line = 0
module MasterPLL (GLB, GLA, EXTFB, LOCK, CLK);
output GLB;
output GLA;
input EXTFB;
output LOCK;
input CLK;
PLLCORE U0(.GLA(GLA), .GLB(GLB), .LOCK(LOCK), .SDOUT(n1), .CLK(CLK), .CLKA(VSS),
.EXTFB(EXTFB), .SCLK(VSS), .SSHIFT(VSS), .SDIN(VSS), .SUPDATE(VSS), .MODE(VSS),
.FINDIV4(VSS), .FINDIV3(VSS), .FINDIV2(VDD), .FINDIV1(VSS), .FINDIV0(VSS),
.FBDIV5(VSS),.FBDIV4(VSS),.FBDIV3(VDD),.FBDIV2(VSS),.FBDIV1(VDD),
.FBDIV0(VDD),
.OADIV1(VSS), .OADIV0(VSS), .OBDIV1(VSS), .OBDIV0(VDD), .OAMUX1(VDD),
.OAMUX0(VSS),
.OBMUX2(VDD), .OBMUX1(VDD), .OBMUX0(VSS), .FBSEL1(VDD), .FBSEL0(VDD),
.FBDLY3(VSS),
.FBDLY2(VSS), .FBDLY1(VDD), .FBDLY0(VSS), .XDLYSEL(VSS), .DLYA1(VSS),
.DLYA0(VSS),
.DLYB1(VDD), .DLYB0(VSS), .STATASEL(VSS), .STATBSEL(VSS));
PWR U1(.Y(VDD));
GND U2(.Y(VSS));
endmodule
```



2.6.4 Integration in an HDL Flow

The integration of the generated PLL module is similar to any VHDL component or Verilog module instantiation in a larger design; there is no special requirement that the user needs to take into account to successfully synthesize the designs.

For simulation purposes, user needs to refer to the VITAL or Verilog library that includes the functional description and the associated timing parameters.

These libraries are available under:

<Designer_Installation_Directory>\lib\vtl\95\apa.vhd

<Designer_Installation_Directory>\lib\vlog\apa.v

2.7 Optimal Usage of the Global Resources and PLL

The following sections describe the methods for the optimal usage of the Global resources and PLL.

2.7.1 Obtaining the Desired Frequencies by Optimizing with Bypass Mode

When the primary and secondary clock outputs are driven by the PLL reference clock, their frequency relationship is given by the equation 6 on page 8. The SmartGen algorithm attempts to set the first and second dividers so that the requested frequencies are generated after CLKOUTPLL is divided down by the " \div u" and/or " \div v" dividers. If the exact frequencies cannot be generated for both signals in the given configuration, SmartGen attempts to satisfy one of the target frequencies. This is not necessarily the primary clock.

Figure 9, page 17 and Figure 10, page 17 illustrate how the bypass mode can be used to obtain a closer frequency match.

For the following cases, let the input to the PLL be CLK = 40 MHz, and let the target frequencies be GLB = 100 MHz (Primary) and GLA = 13.3 MHz (Secondary).

2.7.1.1 CASE A

Both primary and secondary clocks are selected with no bypasses. Following are the results:

CLKOUTPLL = 53.3 MHz

GLB = 53.3 MHz

GLA = 13.3 MHz

2.7.1.2 CASE B

Both clocks are selected with the secondary clock bypassed. The input clock is also connected to CLKA. Following are the corresponding results:

GLB = 100 MHz

GLA = 13.3 MHz (n = 2, m = 5, u = 1, and v = 3)

Case B provides the desired results.

Microsemi Designer tool does not override the user's bypass setting, even if rerouting the signal may produce a better result



Figure 9 • Using the Bypass Mode to Optimize Target Frequencies – Case A



Figure 10 • Using the Bypass Mode to Optimize Target Frequencies – Case B



2.7.2 Selecting the Desired Global Network

In some cases, the designer may want to reassign signals to specific global networks. For instance, user can move a GLINT macro from the east side to the west side in order to reduce source-to-buffer delay. Microsemi's Designer software represents the global network driver as an I/O pad residing on the east and west part of the I/O ring. The exact pad locations are given in the Table 6, page 18. A global network driver is a macro that has access to the global resource lines (such as GLINT, PLL, or GL33). Figure 11, page 18 shows GLINT as the driver of a global line.

To assign a signal to any one of these pads, enter the following in the .gcf file:

set io [pad name] "instance name";

For example:

set_io E 36 "MY_GLINT";



where MY_GLINT is the instance name for a GLINT macro in the user's netlist.

Table 6 • Global Driver Pad Location

Device	East Pads	West Pads	
APA075	E 16, E 17	W 16, W 17	
APA150	E 32, E 33	W 32, W 33	
APA300	E 36, E 37	W 36, W 37	
APA450	E 36, E 37	W 36, W 37	
APA600	E 52, E 53	W 52, W 53	
APA750	E 68, E 69	W 68, W 69	
APA1000	E 84, E 85	W 84, W 85	

Figure 11 • Examining the Global Network Driver in Microsemi Designer ChipPlanner

Instance: Clock_pad/IOTILE Cell: ADLIB:GL33 Net: Clock_pad/Int Location: (0,40) Pin: 24 Port: Clock Direction: Input

2.7.3 Cascading PLLs

When it is absolutely critical to obtain a clock of the target frequency, phase shift, and delay, the user can also employ the second PLL to get a better match to the desired frequency. The cascading PLLs cannot be used to exceed the frequency range specifications, and it adds routing delays.

2.7.4 Place-and-Route Stage Considerations

To reiterate, the ProASIC^{PLUS} clock conditioning circuitry contains the PLL core, the associated dividers, delay elements, and routing MUXes, as shown in Figure 1, page 5. Any signals that are assigned to a global network must pass through the clock conditioning circuitry in order to reach the global network drivers.

Microsemi's Designer software routes the design based on the macros used, the connections among the macros, and any fixed pins. The placement priority is:

- 1. The PLLs (bypassed or not) and the GLINT macros are placed first.
- 2. All constraints set in the .gcf file are treated next.
- 3. Any remaining GL macros and promoted globals are placed last.

To avoid potential problems, designers must adhere to the following guidelines:

- Limit the design to two global sources per side, whether through an internal signal or an I/O pin.
- Avoid fixing the pins if possible. When compatible macros are chosen, Microsemi Designer software
 automatically selects the best pins for the global signals.
- If possible, IBx and IBxU macros must be used over GLx and GLxU macros, if the PLL is used on the same side of the die. The GL macros restrict the pin to one of the four GL pins on the device and use the Global MUX, which is already occupied by the PLL. The IB macros offer greater flexibility. IB



input buffers can be assigned to GL pins without driving the global network. To promote the output of an IB input buffer to global, user can execute the "set_global" command in the GCF file.

- Microsemi Designer software automatically promotes high fanout signals to globals if resources are still available. It may also demote a signal if a better candidate for the global resource is found. Promoted signals are shown in the Compile status report, PinEditor, and ChipViewer as "IBxx/GLxx," whereas demoted signals are shown as "GLxx/IBxx." User can set global constraints to manually assign signals if desired.
- No GL-macros must be directly connected to the CLK and CLKA ports of the PLL block with the
 exceptions of GLINT, GLPE and GLPEMIB. The latter two must not be connected to the CLKA port
 of any PLL block.
- Due to architectural restrictions, it is not possible to instantiate more than two GLMX macros in the same design. It is also not possible to have more than two LVPECL inputs (GLPE and GLPEMIB macros).
- The EXTFB port is routed to the GLMX pin when external feedback is in use. As such, it is not
 possible to use any GLMXx or GLMXLx macros on that side, and any internal signals cannot be
 connected to the EXTFB port.
- The global signal routing in ChipViewer must be checked and timing must be verified prior to fixing the board layout.
- It is not legal to use GLMX and GL on the same side to drive the PLL input and reference clock.

Poor practices manifest themselves as unexpected and undesirable results in the place-and-route phase of the design. Typically, these can be classified as one of the following two problems:

• Failure to Compile or Layout

Certain global buffer macros (GL-macros) are designed to output directly onto the global network, so these macros cannot share a side with a PLL block. An error occurs when the user attempts to connect such a macro directly to a PLL block or when the displaced macro fails to fit on the other side. Another common cause of this failure is that by mistake the user has instantiated too many global signals.

A long delay as a result of a "Route-around"

When one of the scenarios above results in a displacement rather than a failure, the signal cans be moved to another side of the chip. It must then be routed through local connections before it reaches the global network driver, adding delay to the clock signal.

2.8 Board-Level Considerations

The analog voltages of the PLL are AVDD and AGND. If the PLL is used, the analog ground can be connected to the system ground, while AVDD must be tied to a noise-free 2.5 V source.

If the design does not use the PLLs, the place-and-route tool disables the PLLs to reduce device power consumption. The board recommendation is to tie the AVDD to a noise-free 2.5 V source and to ground AGND. This recommendation also helps to reduce the noise on the board. If the PLLs are used, board layout designers must be careful with the analog power pins. These pins must be kept free during place-and route of the design. On the board, designers need to add an RC filter (5 Ω , 200 nF ceramic) in front of the analog power. It is advisable to place the RC filter close to the package pin and minimize inductance on the capacitor resistor and traces.