SmartFusion cSoC: USB Interface Using Fabric

Table of Contents

Introduction .......................... 1
Design Example Overview ................. 1
Appendix A – Design Files .................. 9
Conclusion ................................ 9
List of Changes .......................... 10

Introduction

The SmartFusion® customizable system-on-chip (cSoC) contains a hard embedded microcontroller subsystem (MSS), programmable analog circuitry, and FPGA fabric, consisting of logic tiles, static random access memory (SRAM), and phase-locked loops (PLLs). The MSS consists of a 100 MHz ARM® Cortex™-M3 processor, advanced high-performance bus (AHB) matrix, system registers, Ethernet MAC, DMA engine, real-time counter (RTC), embedded nonvolatile memory (eNVM), embedded SRAM (eSRAM), fabric interface controller (FIC), the Philips Inter-Integrated Circuit (I²C), serial peripheral interface (SPI), and external memory controller (EMC).

This application note describes the capability of SmartFusion cSoC devices to interface with the USB host devices using the FPGA fabric. This design example can be used as a reference when you need to interface the SmartFusion cSoC device with a USB host device (usually a PC). This design example demonstrates the USB device functionality on SmartFusion cSoC devices using a USB device chipset from Future Technology Devices International Ltd (FTDI) and Cypress Semiconductor Corp.

This application note explains how to interface a SmartFusion cSoC device with the FT2232H Mini-Module from FTDI and with USBee EX 2.0 Experimenter’s board from USBee (Cypress USB device chipset). A basic understanding of the SmartFusion design flow is assumed. Refer to Using UART with a SmartFusion cSoC - Libero SoC and SoftConsole Flow Tutorial to understand the SmartFusion design flow.

Design Example Overview

This design example demonstrates the capability of the SmartFusion cSoC devices to interface with the USB host devices using the FPGA fabric on the A2F500 SmartFusion Development Kit Board. This design example explains the two different solutions for interfacing USB devices with SmartFusion cSoC devices as mentioned below:

1. Solution 1: Interfacing FT2232H Mini-Module from FTDI
2. Solution 2: Interfacing USBee EX 2.0 Experimenter’s board from USBee (Cypress USB device chipset)

The FT2232H Mini-Module is interfaced with the SmartFusion cSoC device using SPI mode and has achieved 40 Mbps throughput. The USBee EX 2.0 Experimenter’s board is interfaced with the SmartFusion cSoC device using fabric general purpose input/output (GPIOs) and has achieved 96 Mbps throughput. Figure 1 on page 2 shows a typical USB device interface with the USB host (laptop).
Solution 1: Using the FT2232H Mini-Module

The FT2232H is a USB 2.0 high speed (480 Mbps) to UART/multi-protocol synchronous serial engine (MPSSE) IC. The device features two interfaces that can be configured for asynchronous or synchronous serial or parallel First in, First out (FIFO) interfaces. The two channels can also be independently configured to use an MPSSE engine. This allows the two ports of the FT2232H to operate independently as UART/Bit-Bang ports or MPSSE engines used to emulate JTAG, SPI, i²C, Bit-Bang, or other synchronous serial modes. Refer to the FT2232H Mini-Module datasheet that is available at www.ftdichip.com for more information.

In this design example, the FT2232H Mini-Module is configured in SPI mode of the MPSSE engine using the host application (refer to “Appendix A – Design Files” on page 9) and interfaced with the SPI interface on the SmartFusion cSoC device. The host application (the FTDI USB driver, the D2XX driver, and the software) is used to access the FT2232H on the Mini-Module through a DLL. Refer to the Interfacing FT2232H Hi-Speed Devices to SPI Bus application note and programming examples using the D2XX drivers and DLL available at www.ftdichip.com to understand how to interface and configure the FT2232H Mini-Module to read and write the data from a host PC. Figure 2 on page 3 shows the FT2232H Mini-Module interface with the SmartFusion cSoC.
The host application reads the data from a file and sends in chunks of 255 bytes to the FT2232H Mini-Module. The SPI slave in the SmartFusion fabric collects the 32-bit data from the FT2232H Mini-Module and generates an interrupt to the MSS. Then the MSS reads the 32-bit data and stores in the eSRAM. Once the MSS has stored the complete data in the eSRAM, it sends back all the data to the host PC via UART_0 in the MSS. The received data is stored in the host application folder with a file name of read_file.txt to check the data integrity. The maximum data rate measured at FT2232H Mini-Module and the SmartFusion interface using the Logic Analyzer is 40 Mbps.

**SmartDesign Implementation**

The design example consists of the MSS and CoreAPB3 IP and SPI slave block with a custom-made APB interface in the FPGA fabric. CoreAPB3 connects the SPI slave with the FIC in the MSS. The SPI slave logic in the fabric collects the 32-bit data from the FT2232H Mini-Module and generates an interrupt. This interrupt signal is connected to a dedicated fabric interrupt, FABINT, available in the MSS. The MSS is configured with FIC, clock conditioning circuit (CCC), GPIOs, and a UART. The CCC generates an 80 MHz clock and acts as the clock source. The FIC is configured to use the master interface with interface types of advanced microcontroller bus architecture (AMBA) and advanced peripheral bus (APB3). The GPIOs in the MSS are configured as input and used to handle the flow control in the data transfer from the SPI slave to the MSS. The UART_0 is configured for data transfer from eSRAM to the host PC.
CoreAPB3 acts as a bridge between the MSS and SPI block. It provides AMBA3 APB3 fabric supporting up to 16 APB slaves. This design example uses one slave slot (Slot 0) to interface with the SPI slave block and is configured with the direct addressing mode. Refer to the CoreAPB3 Handbook for more information on CoreAPB3 IP.

Figure 3 illustrates the SmartDesign of the USB interface design example.

---

**Figure 3 • SmartDesign of USB Interface Example Design (FT2232H Mini-Module)**

The Libero® system-on-chip (SoC) software project is provided in the design files for this design example (refer to “Appendix A – Design Files” on page 9).

**Running the Design**

Install the appropriate drivers (D2XX drivers for FT2232 chip), which can be downloaded from the www.ftdichip.com website. Refer to the FT2232H datasheet and application notes that are available at www.ftdichip.com for more information on the driver installation, electrical connections and connector pin numbers.

Connect the FT2232H Mini-Module to the A2F500 SmartFusion Development Kit Board using FPGA fabric I/Os. The I/Os are available on the mixed signal header or on the Direct C header (J22 on the Evaluation Kit Board and J13 on the Development Kit Board). Refer to the SmartFusion Development Kit User's Guide and the SmartFusion Evaluation Kit User's Guide for more information on the development and evaluation kit boards. Table 1 shows the pin mapping between the FT2232H Mini-Module and the Direct C header (J13) on the A2F500 SmartFusion Development Kit Board.

**Table 1 • Connection Details of FT2232H Mini-Module to SmartFusion**

<table>
<thead>
<tr>
<th>S. No</th>
<th>FT2232H Mini-Module Pin</th>
<th>SmartFusion Development Kit Board Direct C Header Pins</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>SK (ADBUS0, pin 7 of CN2)</td>
<td>1 (FPGA I/O J19)</td>
</tr>
<tr>
<td>2</td>
<td>DO (ADBUS1, pin 10 of CN2)</td>
<td>5 (FPGA I/O J21)</td>
</tr>
<tr>
<td>3</td>
<td>DI (ADBUS2, pin 9 of CN2)</td>
<td>7 (FPGA I/O J22)</td>
</tr>
<tr>
<td>4</td>
<td>CS (ADBUS3, pin 12 of CN2)</td>
<td>3 (FPGA I/O J20)</td>
</tr>
</tbody>
</table>
Connect Pin 2 of CN2 and Pin 2 of CN3 to any ground point of the A2F500 Development Kit Board. The FT2232H Mini-Module allows configuration with both USB bus-powered and USB self-powered designs. Ensure that the FT2232H is configured in the USB bus-powered only. These connections can be referred from the datasheet of the FT2232H mini module.

Figure 4 shows the interface of the FT2232H Mini-Module with the Direct C header on the SmartFusion Development Kit Board.

Figure 4 • FT2232H Mini-Module with Direct C Header on SmartFusion Development Kit Board

Program the A2F500 Development Kit Board with the generated or provided *.STP file (refer to “Appendix A – Design Files” on page 9) using FlashPro and then power cycle the board.

Invoke the SoftConsole IDE, double-click Write Application Code under Develop Firmware in the Libero SoC design flow window (refer to "Appendix A – Design Files" on page 9) and launch the debugger. Then run the host application on the host PC.

Solution 2: Using USBee EX 2.0 Experimenter's Board

The USBee EX 2.0 Experimenter's Board is a USB to GPIO converter based on the Cypress chipset. It has a mini-B USB connector on one side and signal pin header on the other side that consists of an 8-bit data bus, a read/write signal, and a clock signal. Using the libraries and source code provided, you can do byte-wide reads and writes to these signals. The USBee EX 2.0 board operates at USB 2.0 High Speed (480 Mbps) or Full-Speed (12 Mbps) and supports the two modes of data transfers: Bidirectional mode and High-speed mode. Refer to the USBee EX 2.0 Tool Builder Project and Users Guide available at www.usbee.com for more information.
In this design example, the USBee EX 2.0 Experimenter's Board is connected to the A2F500 SmartFusion Development Kit Board using the mixed signal header on the board. Figure 5 shows the USBee EX 2.0 Experimenter's Board interface with a SmartFusion cSoC device.

![USBee EX 2.0 Experimenter's Board Interface with SmartFusion and USB Host (Laptop)](image)

The USBee EX 2.0 Experimenter's Board is interfaced with the FPGA fabric of a SmartFusion cSoC device using an 8-bit data bus, a read/write (R/W) signal, and a clock signal available on the signal pin header. The FPGA fabric has interface logic to communicate with the USBee EX 2.0 module. The interface logic consists of an AHB master interface and a 256x32 FIFO. The host application (refer to "Appendix A – Design Files" on page 9) reads the data from a file and sends the data to the USBee EX 2.0 module.

The interface logic in the FPGA fabric receives the data or transmits the data based on the R/W signal. When the R/W signal is asserted for the write transaction, the interface logic receives the 8-bit data and forms it into 32-bit, then stores it in FIFO. The interface logic reads back the 32-bit data from FIFO and sends it to the external SRAM. Once the host completes the data transfer and the MSS stores the complete data in the external SRAM, the interface logic generates an Interrupt to the MSS. The MSS then reads the complete data from external SRAM and sends back to the host PC via UART_0. The received data is stored in the host application folder with a file name of read_file.txt to check the data integrity. The maximum data rate measured at the USBee EX 2.0 Experimenter's Board and SmartFusion interface using Logic Analyzer is 96 Mbps.
**SmartDesign Implementation**

The design example consists of MSS and interface logic with the AHB master in the FPGA fabric. The AHB master interfaces the interface logic with the FIC in the MSS. The MSS is configured with EMC, FABINT, FIC, CCC, and a UART. The CCC generates an 80 MHz clock and acts as a clock source. The FIC is configured to use the slave interface with the interface type as AHBLite. The UART_0 is configured for data transfer from the external SRAM to the host PC. Figure 6 illustrates the SmartDesign of the USBee EX 2.0 module interface design example.

---

**Running the Design**

Install the appropriate drivers for USBee EX 2.0 Experimenter's Board, which can be downloaded from www.usbee.com website. Connect the USBee EX 2.0 Experimenter's Board to the SmartFusion Development Kit Board using the FPGA fabric I/Os. Figure 8 on page 9 shows the connector pin details of the USBee Ex 2.0 Experimenter's Board.

The I/Os are available on the mixed signal header (J21). Refer to the SmartFusion Development Kit User's Guide for more information on the development kit boards. Table 2 on page 8 shows the pin mapping between the USBee EX 2.0 Experimenter's Board and the mixed signal header (J21) on the SmartFusion Development Kit Board.
The complete USBee EX 2.0 Tool builder source code for Visual C and Visual Basic 6.0 projects for controlling the High-Speed USBee EX 2.0 Experimenter's board is available at www.usbee.com. Figure 7 shows the interface of the USBee EX 2.0 Experimenter's board with the mixed signal header (J21) on the SmartFusion Development Kit Board.

### Table 2 • SmartDesign of USBee EX 2.0 Module Interface Example Design

<table>
<thead>
<tr>
<th>S. No.</th>
<th>USBee EX 2.0 Experimenter's Board Pin</th>
<th>SmartFusion Development Kit Mixed Signal Header Pins</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>CLK</td>
<td>35 (FPGA I/O B22)</td>
</tr>
<tr>
<td>2</td>
<td>R/W#</td>
<td>7 (FPGA I/O V1)</td>
</tr>
<tr>
<td>3</td>
<td>DATA 0</td>
<td>29 (FPGA I/O F3)</td>
</tr>
<tr>
<td>4</td>
<td>DATA 1</td>
<td>30 (FPGA I/O G4)</td>
</tr>
<tr>
<td>5</td>
<td>DATA 2</td>
<td>32 (FPGA I/O H5)</td>
</tr>
<tr>
<td>6</td>
<td>DATA 3</td>
<td>33 (FPGA I/O H6)</td>
</tr>
<tr>
<td>7</td>
<td>DATA 4</td>
<td>34 (FPGA I/O J6)</td>
</tr>
<tr>
<td>8</td>
<td>DATA 5</td>
<td>27 (FPGA I/O E3)</td>
</tr>
<tr>
<td>9</td>
<td>DATA 6</td>
<td>37 (FPGA I/O C22)</td>
</tr>
<tr>
<td>10</td>
<td>DATA 7</td>
<td>38 (FPGA I/O F1)</td>
</tr>
<tr>
<td>11</td>
<td>Ground (GND)</td>
<td>To any ground point on the board</td>
</tr>
</tbody>
</table>

The complete USBee EX 2.0 Tool builder source code for Visual C and Visual Basic 6.0 projects for controlling the High-Speed USBee EX 2.0 Experimenter's board is available at www.usbee.com. Figure 7 shows the interface of the USBee EX 2.0 Experimenter's board with the mixed signal header (J21) on the SmartFusion Development Kit Board.

**Figure 7** • USBee EX 2.0 Experimenter's Board with Mixed Signal Header (J21) on SmartFusion Development Kit Board
Appendix A – Design Files

You can download the design files from the SoC Products group website:
www.microsemi.com/soc/download/rsc/?f=A2F_AC356_DF.

The design file consists of a Libero SoC project, SoftConsole software project, and the host application. Refer to the Readme.txt file included in the design file for directory structure and description.

Conclusion

This application note describes the capability of the SmartFusion cSoC devices to interface with the USB host devices using the FPGA fabric on the SmartFusion Evaluation Kit Board and SmartFusion Development Kit Board with two different solutions:
Solution 1: Interfacing the FT2232H Mini-Module from FTDI
Solution 2: Interfacing the USBee EX 2.0 Experimenter’s board from the USBee (Cypress USB device chipset)
The FT2232H Mini-Module is interfaced with a SmartFusion cSoC device using SPI mode and has achieved 40 Mbps throughput. The USBeex 2.0 Experimenter’s Board is interfaced with a SmartFusion cSoC device using the fabric GPIOs and has achieved 96 Mbps throughput.

List of Changes

The following table lists critical changes that were made in each revision of the document.

<table>
<thead>
<tr>
<th>Revision*</th>
<th>Changes</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Revision 2 (February 2012)</td>
<td>Modified the section &quot;Design Example Overview&quot; (SAR 36680).</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>Added Figure 8 (SAR 36680).</td>
<td>9</td>
</tr>
<tr>
<td></td>
<td>Removed &quot;zip&quot; extension in the link (SAR 36763).</td>
<td>9</td>
</tr>
<tr>
<td>Revision 1 (January 2012)</td>
<td>Modified the section &quot;Design Example Overview&quot; (SAR 36052).</td>
<td>1</td>
</tr>
</tbody>
</table>

Note: *The revision number is located in the part number after the hyphen. The part number is displayed at the bottom of the last page of the document. The digits following the slash indicate the month and year of publication.