Features

• 100 MHz (200 MIPs) Microsemi voice processor with Butterfly hardware accelerator and breakpoint/interrupt controller

• On-board Data (26 Kbytes), Instruction (24 Kbytes RAM and Boot (3 Kbytes) ROM

• Dual ΔΣ ADCs with input buffer gain selection programmable to either 8 or 16 kHz sampling

• Dual ΔΣ DACs with output sampling of 8, 16, 44.1 and 48 kHz and internal output driver

• 2048 tap Filter co-processor shared across up to 16 separate functions in 128 tap increments

• Dual function Inter-IC Sound (I²S) or Secondary TDM port

• Primary PCM port supports TDM (ST BUS, GCI or McBSP framing) or SSI modes at bit rates of 128, 256, 512, 1024, 2048, 4096, 8192 or 16384 Kb/sec

• Separate slave (microcontroller) and master (Flash) SPI ports, maximum clock rate = 25 MHz

• Watchdog and 2 auxiliary timers

• 11 General Purpose Input/Output (GPIO) pins

• General purpose UART port

• Bootloadable for future Microsemi software upgrades

• External oscillator or crystal/ceramic resonator

• 1.2 V Core; 3.3 V IO with 5 V-tolerant inputs

• IEEE-1149.1 compatible JTAG port

Applications

• Hands-free car kits

• Full duplex speaker-phone for digital telephone

Ordering Information

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Package</th>
<th>Tracking</th>
</tr>
</thead>
<tbody>
<tr>
<td>ZL38004QCG1</td>
<td>100 Pin LQFP Trays, Bake &amp; Drypack</td>
<td></td>
</tr>
<tr>
<td>ZL38004GGG2</td>
<td>96 Pin VFBGA* Trays, Bake &amp; Drypack</td>
<td></td>
</tr>
</tbody>
</table>

*Pb Free Matte Tin -40°C to +85°C

Figure 1 - Functional Block Diagram
• Echo cancellation for video conferences
• Intercom Systems
• Security Systems

Change Summary

Changes from August 2011 issue to November 2012 issue. Page, section, figure and table numbers refer to this current issue.

<table>
<thead>
<tr>
<th>Page</th>
<th>Item</th>
<th>Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>Multiple</td>
<td>Zarlink logo and name reference</td>
<td>Updated to Microsemi logo and name.</td>
</tr>
</tbody>
</table>

Changes from March 2006 issue to August 2011 issue. Page, section, figure and table numbers refer to this current issue.

<table>
<thead>
<tr>
<th>Page</th>
<th>Item</th>
<th>Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Ordering Information</td>
<td>Added VFBGA package.</td>
</tr>
<tr>
<td>7</td>
<td>Package Drawing</td>
<td>Updated 96L VFBGA package drawing.</td>
</tr>
</tbody>
</table>

1.0 Functional Description

The ZL38004 is a hardware platform designed to support advanced acoustic echo canceller (with noise reduction) firmware applications available from Microsemi. These applications are resident in external memory and are downloaded by the ZL38004 resident boot code during initialization.

The firmware products and manuals available at the release of this data sheet are: ZLS38500: Acoustic Echo Canceller with Noise Reduction for Hands-Free Car Kits; ZLS38501 Speakerphone. If these applications do not meet your requirements, please contract your local Microsemi CMPG Sales Office for the latest firmware releases.

The ZL38004 Advanced Acoustic Echo Canceller with Noise Reduction platform integrates Microsemi’s Voice Processor (ZVP) DSP Core with a number of internal peripherals. These peripherals include the following:

• Two independent ΔΣ CODECs
• Two PCM ports - ST BUS, GCI, McBSP or SSI operation
• An I²S interface port
• A 2048 tap Filter Co-processor
• Two Auxiliary Timers and a Watchdog Timer
• 11 GPIO pins
• A UART interface
• A Slave SPI port and a Master SPI port
• A timing block that supports master and slave operation
• An IEEE - 1149.1 compatible JTAG port

The DSP Core can process up to four 8-bit audio channels, two 16-bit audio channels or two 8-bit and one 16-bit audio channel. These audio channels may originate and terminate with the ΔΣ CODECs, or be communicated to and from the DSP Core through the PCM ports or the I²S port.
2.0 Core DSP Functional Block

The ZL38004 DSP Core functional block, illustrated in Figure 1, is made up of a DSP Core, Interrupt Controller, Data RAM, Instruction RAM, BOOT ROM and a Butterfly Hardware Accelerator. This block controls the timing (APLL and Timing Generator), peripheral interfaces and Filter Co-processor through a peripheral address/data/control bus and 16 prioritized interrupts.

The ZL38004 implementation of DSP core and Filter Co-processor have been optimized to efficiently support voice processing applications. These applications are described in detail in the firmware manuals associated with this hardware platform.

When an interrupt occurs the DSP core saves its current status and jumps to the address of the associated interrupt service routine.

3.0 Codec[1:0]

The ZL38004 has two 16-bit fully differential ΔΣ CODECs (CODEC 0/1) that can be programmed for 48 kHz or 44.1 kHz sampling, or to meet G.712 requirements at 8 kHz sampling or G.722 at 16 kHz sampling, see Figure 2. The ADC path consists of input signal pins C0/1_ADC+ and C0/1_ADC- (buffer output pins C0/1_BF0+ and C0/1_BF0-), which feed selectable Microphone Amplifier or Line Amplifier options. Once past the buffer the analog signal goes through a low pass anti-aliasing filter and to a 4th order feed-forward ΔΣ Modulator that produces a Pulse Density Modulated (PDM) signal. Next the PDM signal goes through a Low Pass Decimation Filter and then is converted into a 16-bit parallel word that can be read by the ZL38004 DSP (ADCout[15:0], Figures 2).

The ZL38004 DSP will send 16-bit parallel word samples (DACin[15:0], Figure 2) to the DAC where they are converted to serial data and passed through an interpolation filter followed by a digital ΔΣ Modulator. The ΔΣ Modulator generates PDM data, which then passes through a 32-tap FIR reconstruction filter. The reconstructed analog signal is then passed to a unity voltage gain differential output driver and to pins C0/1_DAC+ and C0/1_DAC-.

The CODEC bias voltages are generated by an internal bandgap circuit (BIAS_VCM, BIAS_RF+ and BIAS_RF-).

Each ZL38004 CODEC has two loopbacks. When activated, the input analog signal on pins C0/1_ADC+/- is looped around to C0/1_DAC+/- . Pulse Density Modulated (PDM) serial data from the ADC Analog ΔΣ Modulator output is looped around to the input of the DAC Reconstruction Filter. At the same time 16-bit parallel data is looped around from DACin[15:0] to ADCout[15:0]. PDM serial data from the DAC Digital ΔΣ Modulator is looped around to the input of the ADC Digital Low Pass Decimation Filter.

When the Parallel Loopback is activated the input analog signal on pins C0/1_ADC+/- is looped around to the C0/1_DAC+/- output. 16-bit parallel data from the ADC Digital Low Pass Decimation Filter is looped around to the DAC Digital Low Pass Interpolation Filter. This data may be read by the DSP, but parallel data written to the DAC by the DSP will be lost.

CODEC0 and CODEC1 of the ZL38004 may be powered down if they are not required. See firmware manual.
4.0 PCM / I²S Ports

The PCM ports 0 and 1 support data communication between an external peripheral device and the ZL38004 DSP Core using separate input (P0/1PCMi) and output (P0/1PCMo) serial streams with TDM (i.e., ST-BUS, GCI or McBSP) or SSI interface timing in both master or slave timing modes. Both PCM Ports 0 and 1 support the same functionality and modes of operation.

PCM Port 1 pin functions are shared with the I²S Port pin functions. The I²S (Inter-IC Sound) port and PCM Port One share the same physical pins of the ZL38004. Selection of either I²S port operation or PCM Port One operation is done through the Port One PCM/I²S Select Register. See firmware manual.

The I²S port can be used to connect external Analog-to-Digital Converters or CODECs to the internal DSP. This port can operate in master mode, where the ZL38004 is the source of the port clocks, or slave mode, where the bit and sampling clocks (I²S_SCK and I²S_LRCK) are inputs to the ZL38004. In I²S port master mode the clock signal at output pin I²S_SCK is the sampling frequency (fₛ), the clock signal at output I²S_RGB is 32 x fₛ, and the clock signal at output I²S_MCLK is 256 x fₛ. In I²S port slave mode the relationship between the clock signal at input pin I²S_RGB and the clock signal at input I²S_SCK must be 32 x fₛ. In slave mode the 256 x fₛ relationship between fₛ and the I²S_MCLK is not mandatory, and the I²S_MCLK output pin will be in a high impedance state.

Access to the control and status registers associated with these ports is through the Slave SPI port or UART.
5.0 Host Microprocessor and Peripheral Interfaces

The ZL38004 provides 1 master SPI port (with 2 chip selects), 1 slave SPI ports and an UART. The master SPI port's primary function is to access and external FLASH memory to download firmware to the ZL38004.

The control/status registers and memory of the ZL38004 can be accessed (R/W) by an external host through the Slave SPI and the UART ports. Register/Memory read and write accesses are carried out through a series of port read and write accesses as follows:

5.1 Master SPI (FLASH Port)

The Master SPI port is used by the ZL38004 to access one or two peripheral devices (chip select signals SPIM_CS[1:0]). It supports both SPI and MICROWIRE modes of operation and can write up to 40 bits or read up to 32 bits in a single access. The Chip Select output signals may be programmed for a single access or burst access. All communication is MSB first and all pins of the master SPI port are outputs controlled by the ZL38004, except SPIM_MISO.

5.2 Slave SPI (Host Port)

The slave SPI port may be used by an external host microprocessor to access (Read/Write) the ZL38004 internal control/status registers and memory. Access is initiated when the external host makes signal SPIS_CS low and is ended when this signal goes high. The host will then apply a clock (maximum 25 MHz) to signal SPIS_CLK to clock data out of SPIS_MISO and in on SPIS_MOSI.

5.3 UART

The UART (Universal Asynchronous Receiver Transmitter) port may be used by an external host microprocessor to access (Read/Write) the ZL38004 internal control/status registers and memory. The ZL38004 DSP will set up the initial parameters of this port (i.e., master/slave, baud rate, stop bits, parity bit...) during the Boot process. After the device has been booted these port options can be changed as per the firmware manual.

The UART port will support 8-bit data only with any combination of 1 start bit, 0 or 1 parity bit(s) and 1, 1.5 or 2 stop bit(s).

The ZL38004 has 11 GPIO (General Purpose Input/Output) pins that can be individually configured as either input or output. These pins are intended for low frequency signalling.

When a GPIO pin is defined as an input the state of that input pin is sampled with the internal master clock (Mclk = 100 MHz) and latched into the GPIO Read Register. This sampling can be stopped (Freeze) on an individual GPIO pin. Individual pins of GPIO[4:0] may have an internal pull-down resistor activated/deactivated and individual pins of GPIO[10:5] may have an internal pull-up activated/deactivated.

Immediately after a power-on reset (RST pin) the GPIO pins are defined as inputs and their state is captured in the GPIO Start-Up Status Register. The state of this register is used by the Boot program to determine the base functionality and programming options of the device.

Individual GPIO pins may also be defined as outputs with associated enable/disable (active/high impedance) control.
Mechanical Drawings

Notes:
1. Pin 1 indicator may be a corner chamfer, dot or both.
2. Controlling dimensions are in millimeters.
3. The top package body size may be smaller than the bottom package body size by a max. of 0.15 mm.
4. Dimension D1 and E1 do not include mould protrusion.
5. Dimension b does not include mould protrusion.
6. Coplanarity, measured at seating plane G, to be 0.08 mm max.

This drawing supersedes 418/ED/51210/023 (Swindon)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Control Dimensions in millimetres</th>
<th>Alternate Dimensions in inches</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>1.60 0.05 - 1.60 0.05</td>
<td>0.063 0.063</td>
</tr>
<tr>
<td>A1</td>
<td>1.35 0.15 - 1.35 0.067</td>
<td>0.053 0.053</td>
</tr>
<tr>
<td>D</td>
<td>16.00 0.630 0.630</td>
<td>0.630 0.630</td>
</tr>
<tr>
<td>D1</td>
<td>14.00 0.551 0.551</td>
<td>0.551 0.551</td>
</tr>
<tr>
<td>E</td>
<td>16.00 0.630 0.630</td>
<td>0.630 0.630</td>
</tr>
<tr>
<td>E1</td>
<td>14.00 0.551 0.551</td>
<td>0.551 0.551</td>
</tr>
<tr>
<td>L</td>
<td>0.45 0.75 0.018 0.030</td>
<td>0.018 0.030</td>
</tr>
<tr>
<td>e</td>
<td>0.50 0.20 0.020</td>
<td>0.020 0.020</td>
</tr>
<tr>
<td>b</td>
<td>0.17 0.07 0.007 0.008</td>
<td>0.007 0.008</td>
</tr>
<tr>
<td>c</td>
<td>0.09 0.70 0.004 0.008</td>
<td>0.004 0.008</td>
</tr>
</tbody>
</table>

Pin features
- N: 100
- ND: 25
- NE: 25

NOTE SQUARE
Conforms to JEDEC MS-026 BED Iss. C

Microsemi Corporation, 2002. All rights reserved.

Package Code QC

Previous package codes
- GP / B
- LOFP (14 x 14 x 1.4mm)
- 2.0mm Footprint

GPD00253