

Contents

- [1.0 General Overview](#)
- [2.0 Flat Delay Register, Decay Step Number Register, Decay Step Size Control Register](#)
- [3.0 DTD Register](#)
- [4.0 NLPTHR Register](#)
- [5.0 Adaptation Step Size Register](#)
- [6.0 Conclusion](#)

1.0 General Overview

This application note provides information on several of the registers in the ZL502xx and MT93Lxx families of echo cancellers. This consists primarily of the Flat Delay Register, Decay Step Number Register, Decay Step Size Control Register, DTD Register, NLPTHR Register and the Adaptation Step Size Register.

We don't recommend customers to change these settings. Our newer echo cancellers (MT9300, MT93L00, ZL502xx) are G.168 compliant, based in part on the default values of these and other registers. If these registers are changed, we cannot guarantee that our device will still meet G.168. Of course, G.168 is not the final word on ECAN performance. There is always room for improvement over the default values, given knowledge of the system characteristics. Given this warning, this application note gives some brief explanations about these registers.

2.0 Flat Delay Register, Decay Step Number Register, Decay Step Size Control Register

Our echo canceller uses 512-taps (64ms) adaptive filters to store the reference data from R_{in} . These data are individually attenuated according to an adaptive algorithm and summed to generate a replica of the echo. This replica of the echo is subtracted from the S_{in} signals to cancel out the echo.

If the general echo characteristics in a system is known, the Flat Delay, Decay Step Number, and Decay Step Size Control registers can be programmed to improve convergence speed and further reduce echo. These three registers basically impose an equalization profile on the data stored in the 512 taps.

For example, if a system is known to have an echo path of at least 10ms, then the Flat Delay registers can be programmed to a value of 10 (dec), so that the newest 10ms (80 taps) of data in the adaptive filter are ignored. On the other hand, if the chance of having an echo path longer than 30ms is very low, then the Decay Step Number and Decay Step Size Control registers can be programmed to, for example, 17 and 2 (dec) respectively, which correspond a decay of the equalization profile after 30ms (240 taps), in 17 steps with 2ms (16 taps) step size, from 1 to 2E-16.

For more details about how to calculate the flat delay, step number, and step size from the register values, please refer to the data sheet.

These registers, if programmed properly, can improve echo cancellation performance. However, the equalization profile also limits an echo canceller's capability. For example, if the flat delay in a device is programmed to 10ms, then the device can no longer handle 5ms echo. It is very important that the system's echo characteristics are fully understood before an equalization profile is imposed.

3.0 DTD Register

The use of this register is clearly explained in the "Double-Talk Detector" section of the data sheet. The adaptation process is halted when double-talk is detected, but the VEC continues to cancel echo using the old echo profile. This will prevent the echo canceller from diverging to the double-talk signal. Changing this register will affect how the VEC cancels echo under double-talk condition, but it won't affect echo cancellation performance under normal condition.

4.0 NLPTHR Register

Again, the use of this register is clearly explained in the "Non-Linear Processor (NLP)" section of the data sheet. This register defines at what residual echo level the non-linear processor should kick in to further suppress echo. By default the NLP filter is programmed to enable at 21dB. This provides optimal performance under the G.168 standard. Programming this threshold so that the NLP activates sooner will make the echo canceller appear to converge more quickly, but runs the risk of clipping speech.

5.0 Adaptation Step Size Register

This defines a constant - we call it Mu - which is the most important constant in the adaptive echo-cancellation algorithm. Its value determines how fast the echo canceller can converge to echo. When this value is large, the VEC converges faster, but it becomes less stable and oscillate around the optimal point more often, and vice versa. The Mu value has been optimized in our device to provide good performance under all system conditions. We strongly recommend our customers not to modify this value, unless they have a very good idea of what network conditions the echo canceller will be encountering.

6.0 Conclusion

All voice systems have different characteristics and design goals. The default register settings of the ZL502xx and MT93Lxx families designed both to meet the ITU-T G.168 standard as well as provide good performance across a wide range of systems. While these settings work well in the majority of systems, there is always room for improvement when exact network conditions are known. This application note provides background information on the registers that can have a large influence on system performance.

Echo canceller systems often amount to a series of tradeoffs in which different performance goals directly contrast each other. Each register in the echo canceller has direct and indirect effects on other registers. Tuning an echo canceller system most often consists of small register changes and retesting the system between each tweak to see the full result. This can take some time and patience is required.



**For more information about all Zarlink products
visit our Web Site at
www.zarlink.com**

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE
