















Connect the decoupling capacitor directly to the power pad of the regulator.
Use a wide copper area under the tab of the regulator to dissipate the heat
when surface mounted.



Spread the bulk decoupling capacitors on the board.





Spread the bulk decoupling capacitors on the board.






Note on the chassis ground:
This 1 Meg ohm provides a return path
from the chassis ground to the digital ground.
The mounting hole of the PCI bracket is also
connected to the chassis ground.

ZARLINK Semiconductor - Global Design Support				
Title		Power Interface		
T003 Customer Board				
Size B	Document Number 1000-000	Designed By:	Checked By:	Rev 02
Date: Friday, November 17, 2000		Sheet 2 of 16		




The clock signals must be impedance controlled to 50 ohms.




Place these clock terminations at the end of the line. See layout instruction for more details.


We can use two clock termination configurations. For Thevenin termination replace the capacitor by a jumper. For the AC termination no resistor is connected to VCC.




Place one .1uF and one .001uF capacitor near each 5V oscillator





Place near CY2308SC
 Use a separate GND VIA for each capacitor





PHY CPU interface, controlled by TDM FPGA



To PCI FPGA



To TDM FPGA and Mezzanine FPGA






To Mezzanine FPGA



To ATM PHY B





Clock for PHY is 19.44 MHz clock from Oscillator





In this 155 Mbps PHY section, the clean VCC plane for the analog supply is called RX_VCCA/RX_AGND and TX_VCCA/TX_AGND. See the layout instructions to view the plane cut for the analog plane.



Quiet power supply





Transmit power supply





Receive power supply



Decoupling for the ATM 155 Mbps PHY (3 pairs of .1uF/.001uF)






These traces should be impedance controlled to 75 ohms

<p.4> RXDA+ << RXDA+
 <p.4> RXDA- << RXDA-
 <p.4> TXDA+ << TXDA+
 <p.4> TXDA- << TXDA-

In this 155 Mbps PHY section, the clean VCC plane for the analog supply is called RX_VCCA/RX_Agnd and TX_VCCA/TX_Agnd. See the layout instructions to view the plane cut for the analog plane.



ZARLINK Semiconductor - Global Design Support				
Title		Port A Twisted Pair Module Link		
T003 Customer Board				
Size B	Document Number 1000-000	Designed By:	Checked By:	Rev 02
Date: Friday, November 17, 2000		Sheet	5 of 16	

UTOPIA Clock
<p.3> PHY_UTO_CLK

TX and RX UTOPIA Interface

<p.14> PHY_RXB_CLAV
<p.14> PHY_RXB_ENB
<p.14> PHY_RXB_SOC
<p.14> PHY_RXB_PAR
<p.14> PHY_RXB_DATA[7:0]

<p.14> PHY_TXB_CLAV
<p.14> PHY_TXB_ENB
<p.14> PHY_TXB_SOC
<p.14> PHY_TXB_PAR
<p.14> PHY_TXB_DATA[7:0]


To PCI FPGA
<p.9.16> NINT

To Mezzanine FPGA
<p.15> FPGA_IO23

To TDM FPGA and Mezzanine
<p.14> RCLKB


Clock for PHY is 19.44 MHz clock from Oscillator

<p.3.4> PHY_MCLK




In this 155 Mbps PHY section, the clean VCC plane for the analog supply is called RX_VCCB/RX_BGND and TX_VCCB/TX_BGND. See the layout instructions to view the plane cut for the analog plane.


Quiet power supply




Transmit power supply



Receive power supply




Decoupling for the ATM 155 Mbps PHY (3 pairs of .1uF/.001uF)



PHY CPU interface, controlled by TDM FPGA

<p.4.11> UTL_AD[7:0]
<p.11> UTL_PHYB_CS
<p.11> UTL_RD
<p.11> UTL_WR
<p.11> UTL_ALE
<p.11> PHYB_RESET



These thermal grounds provide a low impedance path for the dissipated heat. These pins must be connected to ground with large traces.

PHY_UTO_CLK 86
PHY_TXB_ENB 87
PHY_TXB_SOC 97
PHY_TXB_CLAV 84
PHY_TXB_DATA0 88
PHY_TXB_DATA1 89
PHY_TXB_DATA2 90
PHY_TXB_DATA3 91
PHY_TXB_DATA4 92
PHY_TXB_DATA5 93
PHY_TXB_DATA6 94
PHY_TXB_DATA7 95
PHY_TXB_PAR 96
PHY_UTO_CLK 86
PHY_TXB_ENB 87
PHY_TXB_SOC 97
PHY_TXB_CLAV 84
PHY_TXB_DATA0 88
PHY_TXB_DATA1 89
PHY_TXB_DATA2 90
PHY_TXB_DATA3 91
PHY_TXB_DATA4 92
PHY_TXB_DATA5 93
PHY_TXB_DATA6 94
PHY_TXB_DATA7 95
PHY_TXB_PAR 96

UTL_AD0 108
UTL_AD1 109
UTL_AD2 110
UTL_AD3 111
UTL_AD4 112
UTL_AD5 113
UTL_AD6 114
UTL_AD7 115
UTL_AD0 108
UTL_AD1 109
UTL_AD2 110
UTL_AD3 111
UTL_AD4 112
UTL_AD5 113
UTL_AD6 114
UTL_AD7 115
UTL_PHYB_CS 100
UTL_RD 99
UTL_WR 98
UTL_ALE 104
PHYB_RESET 101
NINT 107

VSS1 38
VSS2 39
VSS3 64
VSS4 65

PM3350-AC
128PQFP
5V
3130-00021

TX_VCCB 27
TX_BGND 27
RX_VCCB 27
RX_BGND 27

TX_VCCB 27
TX_BGND 27
RX_VCCB 27
RX_BGND 27

TX_VCCB 27
TX_BGND 27
RX_VCCB 27
RX_BGND 27


TX_VCCB 27
TX_BGND 27
RX_VCCB 27
RX_BGND 27



TX_VCCB 27
TX_BGND 27
RX_VCCB 27
RX_BGND 27

TX_VCCB 27
TX_BGND 27
RX_VCCB 27
RX_BGND 27

TX_VCCB 27
TX_BGND 27
RX_VCCB 27
RX_BGND 27


TX_VCCB 27
TX_BGND 27
RX_VCCB 27
RX_BGND 27





All these components must be located on the Common Mode island plane. Refer to the layout instruction for details.

These traces should be impedance controlled to 75 ohms





J2
TXB+ 1 P1
TXB- 2 P2
COMMB1 3 P3
COMMB2 4 P4
COMMB3 5 P5
COMMB4 6 P6
RXB+ 7 P7
RXB- 8 P8
FRJA488
RJ-45
1 x RJ-45
2100-00000

<p.6> RXDB+ << RXDB+
<p.6> RXDB- << RXDB-
<p.6> TXDB+ << TXDB+
<p.6> TXDB- << TXDB-


In this 155 Mbps PHY section, the clean VCC plane for the analog supply is called RX_VCCA/RX_AGND and TX_VCCA/TX_AGND. See the layout instructions to view the plane cut for the analog plane.

ZARLINK Semiconductor - Global Design Support				
Title		T003 Customer Board		
Size		Port B Twisted Pair Module Link		
B	Document Number	Designed By:	Checked By:	Rev
	1000-000			02
Date: Friday, November 17, 2000		Sheet 7 of 16		

Ethernet Interface



ETHERNET_CLK



Controlled to 50 Ohms

TXAR100

FXSD+AU/D+ FXSD+AU/D-

FXSD+CD+ FXSD+CD-

FXSD+CD+ FXSD+CD-

FXSD+CD+ FXSD+CD-

FXSD+CD+ FXSD+CD-

FXSD+CD+ FXSD+CD-

FXSD+CD+ FXSD+CD-

FXSD+CD+ FXSD+CD-

FXSD+CD+ FXSD+CD-

FXSD+CD+ FXSD+CD-

FXSD+CD+ FXSD+CD-

FXSD+CD+ FXSD+CD-

FXSD+CD+ FXSD+CD-

FXSD+CD+ FXSD+CD-

FXSD+CD+ FXSD+CD-

FXSD+CD+ FXSD+CD-

FXSD+CD+ FXSD+CD-

FXSD+CD+ FXSD+CD-

FXSD+CD+ FXSD+CD-

FXSD+CD+ FXSD+CD-

FXSD+CD+ FXSD+CD-












FXSD+CD+ FXSD+CD-

FXSD+CD+ FXSD+CD-






FXSD+CD+ FXSD+CD-

Place close to DP83843

Place close to the transformer center-tap and close to a via to the ground plane.



SELECTS PHY ADDRESS \$00






Impedance control to 50 ohms




RJ45 connector shield is to be connected to Chassis ground

All ferrite beads are TDK # : ACB1608M-080




Place close as possible to DP83843





ZARLINK Semiconductor - Global Design Support				
File		PHY 100Mbps		
Size		T003 Customer Board		
C		Designed By: 0805		
Date: Friday, November 17, 2000		Checked By: 02		
Sheet		8 of 16		



This is socket for EPC1441LC20.
Displayed here to appear in BOM.






To PCI FPGA




The PCI signals PCI_PRSTNT1- and PCI_PRSTNT2- indicates the power consumption by the card. Populate the resistors according to the following table
 PRSTNT1- / PRSTNT2- => Description
 NO / NO => No card present
 NO / YES => 7.5 Watts
 YES / NO => 15 Watts
 YES / YES => 25 Watts

Place all these decoupling capacitors near the PCI connector. The trace length from pin to capacitor pad shall be less than 0.25" using a trace width of at least 0.02".



Connector PCI32
 Solder side



Connector PCI32
 Component side

PCI SIGNALS ROUTING


All signals routed to the PCI connector except PCI_CLK and PCI_INTA- must be less than 1.5" long.
 Signal PCI_CLK must be exactly 2.5" +/- .1" long.
 Signal PCI_INTA length is unspecified.

ZARLINK Semiconductor - Global Design Support


Title		T003 Customer Board		PCI Connector	
Size	Document Number	Designed By:	Checked By:	Rev	
B	1000-000			02	
Date: Friday, November 17, 2000		Sheet		10 of 16	



To H.100 Connector




From ADPCM CODECs



Local configuration bus



FPGA Config Bus




ATM PHY Reset



Reset for FPGA





To ATM PHYS



To Ethernet PHY




Main Clock for FPGA





Place two .1uF capacitors per side of the EPF6016ATC

[illegible]


To Mezzanine Connector





To TDM FPGA








H.100 Edge Finger Connector
Component side



H.100 Edge Finger Connector
Solder side








249 1/10W 1% 0805
4700-00002 SMT



To TDM FPGA

<p.11> CODEC_RESET- << CODEC_RESET-
 <p.11> CODEC_CS0- << CODEC_CS0-
 <p.11> CODEC_CS1- << CODEC_CS1-
 <p.11> CODEC_CLK- << CODEC_CLK-
 <p.11> CODEC_DIN- << CODEC_DIN-
 <p.11> CODEC_DOUT- << CODEC_DOUT-
 <p.11> CODEC_BCLK- << CODEC_BCLK-
 <p.11> CODEC_FSYNC- << CODEC_FSYNC-
 <p.11> CODEC_DXA- << CODEC_DXA-
 <p.11> CODEC_DRA- << CODEC_DRA-
 <p.11> CODEC_DXB- << CODEC_DXB-
 <p.11> CODEC_DRB- << CODEC_DRB-



3 UTOPIA ports.
Between Main board and MCA2.

UTOPIA PHY clocks.
From PHYs A & B on Main Board to FPGA on Mezzanine Board.

Ethernet

Spare FPGA configuration pins.

Place two 10uF and two .1uF capacitors near the connector.

ZARLINK Semiconductor - Global Design Support

T003 Customer Board

Left Connector

Title

Size B

Document Number

1000-000

Designed By:

Checked By:

Rev 02

Date: Friday, November 17, 2000

Sheet 14 of 16

Ethernet

<p.9> CF_DATA[5:4] CF_DATA[5:4]

177983-8 SM
Mezzanine receptacle
2100-00043

177983-8 SMT
Mezzanine receptacle
2100-00043


ZARLINK Semiconductor - Global Design Support

Title	T003 Customer Board	Left Connector
-------	---------------------	----------------

Size B	Document Number 1000-000	Designed By:	Checked By:	Rev 02
-----------	-----------------------------	--------------	-------------	-----------

Date: Friday, November 17, 2000 Sheet 14 of 16


H.100 Clocks and data





General Purpose IO Bus



Mezzanine FPGA configuration signals



H.100 Clocks and Data Signals






Interrupt Line




To PCI FPGA




To Mezzanine FPGA




Pull-up for Mezz board detection




Place two 10uF and two .1uF capacitors near the connector.



Place two 10uF and two .1uF capacitors near the connector.



Place two 10uF and two .1uF capacitors near the connector.



ZARLINK Semiconductor - Global Design Support

Title				
T003 Customer Board			Right Connector	
Size B	Document Number 1000-000	Designed By:	Checked By:	Rev 02
Date: Friday, November 17, 2000		Sheet	15	of 16


H.100 Clocks and Data Signals

<p.11,12,15> CT_C8_A << CT_C8_A
<p.11,12,15> CT_C8_B << CT_C8_B
<p.11,12,15> CT_FRAME_A << CT_FRAME_A
<p.11,12,15> CT_FRAME_B << CT_FRAME_B
<p.11,12,15> CT_SCLK << CT_SCLK
<p.11,12,15> CT_SCLKX2 << CT_SCLKX2
<p.11,12,15> CT_FR_COMP << CT_FR_COMP
<p.12,15> CT_C2 << CT_C2
<p.12,15> CT_C4- << CT_C4-
<p.12,15> CT_C16_POSITIVE << CT_C16_POSITIVE
<p.12,15> CT_C16_NEGATIVE << CT_C16_NEGATIVE
<p.15> MC_CLOCK << MC_CLOCK
<p.12,15> CT_MC << CT_MC
<p.15> MC_TX << MC_TX
<p.15> MC_RX << MC_RX

<p.11,12,15> CT_DATA[15:0] << CT_DATA[15:0]

Interrupt Line

<p.4,6,9,11,15> NINT << NINT



ZARLINK Semiconductor - Global Design Support

Title		Test Headers		
T003 Customer Board				
Size A	Document Number 1000-000	Designed By:	Checked By:	Rev 02
Date: Friday, November 17, 2000		Sheet	16	of 16