

Features

- 12-channel integrated transimpedance and limiting amplifier operates up to 6.25 Gb/s
- 12 μA_{PP} receiver sensitivity for 10^{-12} BER at 6.25 Gb/s
- Single +3.3V supply dissipating 140 mW per channel
- Selectable analog multiplexer provides junction temperature, supply voltage, and received signal strength for each channel
- Individual channel signal detect compares input signal strength with adjustable threshold
- Squelch automatically disables output when input signal strength falls below programmable threshold
- 2-wire interface provides access to internal registers
- CML output with selectable pre-emphasis and output amplitude control
- 250-micron channel pitch matches optical ribbon fiber and photodiode arrays
- IC dimensions 2245 x 3870 μm
- Same form, fit, and function as the ZL62039 with opposite differential data polarity

Applications

- Double data rate (DDR) XAUI
- Double data rate (DDR) Infiniband®
- PCI Express
- SNAP12 optical modules
- Proprietary and CWDM parallel optical modules
- Proprietary 12-lane intra-system parallel optics

Description

The growing use of the Internet has created increasingly higher demand for multi-Gb/s I/O performance. The demand for 40 Gb/s bandwidth and beyond fuels the growth of short-reach 10 Gb/s infrastructures within high-end telco and datacom routers, switches, servers and other proprietary chassis-to-chassis links.

The transimpedance amplifier achieves a nominal 5 GHz bandwidth over a wide range of photodiode input capacitance. Excellent channel-to-channel isolation ensures data integrity at the receiver sensitivity limits. An internal circuit provides the photodiode reverse bias voltage supply and senses average photocurrent supplied to the photodiode array.

The transimpedance amplifier is AC-coupled internally to a high-gain, high-bandwidth, differential, limiting amplifier. The limiting amplifier provides a differential back-terminated CML output that can be used to drive 6.25 Gb/s per channel transceivers or other CML compatible clock and data recovery circuits. The CML output provides selectable pre-emphasis control to improve signal quality. The limiting amplifier features a circuit that senses optical modulation amplitude (OMA) to determine a loss of signal.

A selectable analog multiplexer provides junction temperature, supply voltage, and received signal strength for each channel to enable optical module diagnostic features.

Data controlling the Zarlink ZL62089 is loaded by a simple 2-wire serial serial interface reducing the number of pins required of a microcontroller.

Figure 1: Pad layout diagram




Table 1: Critical dimensions

| Symbol | Description | Length | Unit |
|--------|--------------------------------|------------|------|
| A | Pad to pad pitch | 125 | um |
| B | Bond pad length/width | 114 | um |
| C | Corner pad to corner pad pitch | 125 | um |
| D | Pad center to edge of die | 122.5 | um |
| X | Overall IC dimensions | 2245 +/-25 | um |
| Y | Overall IC dimensions | 3870 +/-25 | um |
| Z | Standard die thickness | 17 | mils |



**For more information about all Zarlink products
visit our Web Site at
www.zarlink.com**

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a license under the Philips I²C Patent rights to use these components in an I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL, the Zarlink Semiconductor logo and the Legerity logo and combinations thereof, VoiceEdge, VoicePort, SLAC, ISLIC, ISLAC and VoicePath are trademarks of Zarlink Semiconductor Inc.

TECHNICAL DOCUMENTATION - NOT FOR RESALE
