

1.0 Introduction

Although the MT90220/221 was not designed to support ATM over Fractional T1/E, limited support for Fractional T1/E1 can be achieved with external circuitry.

This special mode is taking advantage of the facts that:

- the internal timeslot counter is PCM block for each T1/E1 link is reset each time a Frame Pulse signal is received
- each TX and RX PCM blocks are independent.

External circuitry is required to control the TX and/or RX PCM clock signal(s) to enable clocking of the serial data only during the number of timeslots to be used for the Fractional T1/E1 channel.

By controlling the position of the Frame Pulse within a Frame, it is possible to move the Fractional T1/E1 channel within the original T1/E1 frame. What needs to be done is to generate a frame pulse with some delay with respect to the basic T1/E1 Frame boundary. The delay has to be aligned with the timeslot boundary (multiple of 8 clock cycles). See Figure 1 for an example of two Fractional T1 channels; frame, clock and data signal positions, with respect to the T1 signal position.

The MT90220/221 PCM interface has to be programmed as follows:

- T1 PCM Generic mode,
- 2.048MHz clock, either positive or negative polarity
- Frame pulse with positive or negative frame pulse polarity
- grouped timeslot, using the first 24 timeslots of the 32 timeslots frame TDM I/F format
- all the PCM ports to be part of a Fractional T1/E1 have to have the same clock source

As external digital switch can be used to re-map the timeslots of the Fractional T1/E1 channels between the MT90220/221 and the T1/E1 Framers.

2.0 Limitations

- The Fractional T1/E1 channel is mapped to a continuous block of timeslots, starting at the frame pulse position.
- Only the T1 Generic Mode, grouped timeslot was fully verified.
- The DSTo output is not in High Impedance mode when the clock is stopped. This implies that external buffers with high impedance control are required if two or more DSTo outputs are wired or to be connected to a single T1/E1 framer.
- If no external buffer is implemented, a digital switch can be used to re-map the timeslots between the MT90220/221 and the framers. The use of a switch provides full support for the ATM over Fractional T1/E1 as defined in the IMA specification.




Figure 1 - Example of two Fractional T1 channels position vs T1 frame boundary



**For more information about all Zarlink products
visit our Web Site at
www.zarlink.com**

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE
