

APPLICATION NOTE - SG1524

Deadband with SG1524 Regulating Pulse Width Modulator Circuit

ABSTRACT

The SG1524 Regulating PWM integrated circuit provides two outputs which alternate in turning on for push-pull inverter applications. The internal oscillator sends a momentary blanking pulse to both outputs at the beginning of each period to provide a deadband so that there cannot be a condition where both output transistors are on at the same time. The deadtime duration is determined by the width of the blanking pulse appearing on Pin 3, as measured at the \pm 0.7 volt level, and can be controlled by three techniques:

- 1. For 0.3 to 1.0 microseconds, the deadband is controlled by the timing capacitor, C_{τ} on Pin 7. The relationship between C_{τ} and deadband is shown in Figure 3 on the SG1524 data sheet. Of course, since C_{τ} also determines the oscillator frequency, the range of control is somewhat limited.
- 2. Above 1.0 microsecond, a simple one-shot latch similar to the circuit shown below should be used.

When this circuit is triggered by the positive-going pulse from the oscillator output, it will latch for a period determined by $C_{p}R_{p}$, providing a well-defined deadtime.



3. Another way of providing greater deadband is just to limit the maximum pulse width. This can be done by using a clamp to limit the output voltage of the error amplifier. A simple way of achieving this clamp is with the circuit below:



This circuit will limit the error amplifier's voltage range since its current source output will supply only 100 μ A. Another advantage of this circuit is that it does not change the programmed oscillator frequency.

In general, it is not recommended to stretch the deadtime by using external capacitors on Pin 3. There are several reasons for this:

- a. It is difficult to obtain well-controlled, repeatable deadtimes with this approach, since the logic threshold is +0.7 volts. The normal exponential fall of the pulse trailing edge due to the external capacitor and internal 3 k pull-down resistor results in a poorly-defined crossing of the logic threshold.
- b. The external capacitor degrades the rise and fall times of the clock to the internal flip-flop. For sufficiently high values of capacitance, the flip-flop will cease to toggle properly, especially at higher temperatures.

In general, if a simple means of stretching deadtime is required, the best solution is to use the SG1524B device instead of the earlier SG1524. Up to 1000 pF can be connected to the OSC pin with no degradation of the flip-flop operation, since the clock to the toggle flip-flop in the SG1524B is generated by the internal double-pulse suppression logic.



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,400 employees globally. Learn more at **www.microsemi.com**.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.