

# MIV\_ESS User Guide

## Introduction

The MIV\_ESS v2.0 is a Mi-V ecosystem IP core available for the Microchip FPGA and System-on-Chip (SoC) FPGA device families. The core is a multi-featured, highly-configurable, Extended Subsystem (ESS), which supports both bootstrap and base peripherals. It is specifically designed to use with the MIV\_RV32 soft processor.

## Features

MIV\_ESS has the following features.

- Designed for low-power FPGA implementations.
- Highly configurable, compact, and extended subsystem solution for the MIV\_RV32 soft processor.
- Optional bootstrap function from the following nonvolatile sources.
  - Serial peripheral interface (SPI) Flash
  - I<sup>2</sup>C EEPROM
  - On-chip µPROM (PolarFire<sup>®</sup> and RTG4<sup>™</sup> devices)
- APB interface for bootstrap transfers to TCM on the MIV\_RV32 (TAS compatible).
- Optional memory-mapped peripherals.
  - Timer (64-bit with pre-scaler)
  - Watchdog
  - SPI
  - I<sup>2</sup>C
  - µDMA with AHB-Lite read port and either AHB-Lite or TAS (APB) write port options
  - Platform-Level Interrupt Controller (PLIC) with up to 31 interrupts
  - GPIO
  - UART
- APB interface to access subsystem memory-mapped peripherals.
- Seven optional external APB interfaces to connect additional peripherals.

## **Core Versions**

This user guide applies to the MIV\_ESS v2.0 core. A design guide is also provided as a supplementary document for this core. The following four existing DirectCore IPs are integrated within the MIV\_ESS core.

- CoreGPIO v3.2.102
- CoreSPI v5.2.104
- CoreUARTapb v5.7.100
- CoreAPB v4.2.100

For more information about these DirectCore IP cores, see IP Catalog  $\rightarrow$  Peripherals in the Libero<sup>®</sup> tool.

## **Supported Families**

- PolarFire<sup>®</sup>
- PolarFire<sup>®</sup> SoC
- RT PolarFire<sup>®</sup>
- RTG4<sup>™</sup>
- IGLOO<sup>®</sup>2
- SmartFusion<sup>®</sup>2

## Abbreviations

The following acronyms are used in this document.

### Table 1. List of Acronyms

Acronym	Expanded
ECC	Error Correction Code
ТСМ	Tightly Coupled Memory
TAS	TCM APB Slave
PLIC	Platform Level Interrupt Controller

# **Table of Contents**

Intro	oductio	n	1
	1.	Features	1
	2.	Core Versions	1
	3.	Supported Families	. 2
	4.	Abbreviations	2
1.	Resou	Irce Utilization and Performance	5
	1.1.	Typical Resource Utilization	7
2.	MIV_E	ESS Architecture	. 8
	2.1.	Description	. 8
	2.2.	Interface	. 9
	2.3.	Programming	11
3.	Boots	trap	14
	3.1.	Description	14
	3.2.	Interface	16
	3.3.	SPI Mode - Programming and Operation	26
	3.4.	I <sup>2</sup> C Mode – Programming and Operation	29
	3.5.	μPROM Mode – Programming and Operation	29
4.	APB		32
	4.1.	Description	32
	4.2.	Interface	
	4.3.	Programming	34
5.	μDMA		36
	5.1.	Description	36
	5.2.	Interface	
	5.3.	Programming	38
6.	GPIO.		42
	6.1.	Description	42
	6.2.	Interface	
	6.3.	Programming	
7.	I <sup>2</sup> C		48
	7.1.	Description	48
	7.2.	Interface	
	7.3.	Programming	
8.	PLIC.		56
	8.1.	Description	
	8.2.	Interface	
	8.3.	Programming	
_			
9.			
	9.1.	Description	59

	9.2.	Interface	59
	9.3.	Programming	62
10.	TIME	۹	70
	10.1.	Description	70
	10.2.	Interface	72
	10.3.	Programming	74
11.	UART		77
	11.1.	Description	77
		Interface	
	11.3.	Programming	80
12.	Watch	ndog	83
	12.1.	Description	
		Interface	
	12.3.	Programming	87
13.	Tool F	low	93
	13.1.	License	93
		RTL	
		SmartDesign	
		Configuring the MIV_ESS	
		Simulation Synthesis in Libero	
		Place-and-Route in Libero	
14.		m Integration	
		MIV_ESS Bootstrap Example	
		MIV_ESS Peripheral Example Multiple MIV ESS Example	
15.	SoftC	onsole	98
	15.1.	Setting the System Clock Frequency and Peripheral Base Addresses	98
16.	Revis	ion History	100
The	Micro	chip Website	101
Pro	duct C	hange Notification Service	101
Cus	tomer	Support	101
Mic	rochin	Devices Code Protection Feature	
		ce	
		(S	
Qua	ality Ma	anagement System	103
Wo	ldwide	Sales and Service	104

## 1. Resource Utilization and Performance

The Resource Utilization and Performance (RUP) data is listed in Table 1-1 through Table 1-4 for the supported device families. The listed PolarFire information is also applicable to PolarFire SoC and RT PolarFire. This data is indicative only. The overall resource utilization and performance of the core is system-dependent. The RUP data is generated using Libero SoC v2021.2 and Synplify R-2021.03M. The Place-and-Route Logic Element (LE) signifies the number of logic elements used in the synthesized component for benchmarking.

Note: These values are for reference only and vary depending on Place-and-Route runs.

The following tables also list the device resource utilization and performance for selected configurations of the MIV\_ESS IP core.

Table 1-1	SPI Boot
-----------	----------

Family Part Number			Synthesis	Place-	Performance	
		DFF	4LUT	Total	and- Route LE	(MHz)
PolarFire®	MPF500T-1 FCG1152E	379	733	1,112	759	361.7
RTG4 <sup>™</sup>	RTG4150L FCG1657M	380	667	1,047	697	86.8
SmartFusion <sup>®</sup> 2	M2S150T FC1152	380	739	1,119	768	164.1
IGLOO <sup>®</sup> 2	M2GL150 FC1152	380	739	1,119	768	164.1
Configuration Parameters	Bootstrap: Enabled, Boots	trap Source:	SPI, UART	Enable: Yes,	GPIO Ena	ble: Yes

### Table 1-2. I<sup>2</sup>C Boot

Family Part Number			Synthesis	Place-	Performance	
		DFF	4LUT	Total	and- Route LE	(MHz)
PolarFire®	MPF500T-1 FCG1152E	579	901	1,480	950	374.5
RTG4 <sup>™</sup>	RTG4150L FCG1657	578	828	1,406	884	91.4
SmartFusion <sup>®</sup> 2	M2S150T FC1152	579	893	1,472	948	184.8
IGLOO <sup>®</sup> 2	M2GL150 FC1152	579	893	1,472	948	184.8
Configuration Parameters	Bootstrap: Enabled, Bootstra Yes	ap Source: l <sup>2</sup>	<sup>2</sup> C, I2C Enab	le: Yes, UART	Enable: Ye	es, GPIO Enable:

### Table 1-3. PolarFire µPROM Boot

Family	Part Number		Synthes	is	Place-	Performance
		DFF	4LUT	Total	and- Route LE	(MHz)
PolarFire®	MPF500T-1 FCG1152E	438	544	982	655	377.7
RTG4 <sup>™</sup>	RTG4150L FCG1657	_			_	_
SmartFusion <sup>®</sup> 2	M2S150T FC1152	_			_	_

## **Resource Utilization and Performance**

continued								
Family	Part Number	Synthesis		Synthesis		-		
		DFF	4LUT	Total	and- Route LE	(MHz)		
IGLOO <sup>®</sup> 2	M2GL150 FC1152	—		—	—	—		
Configuration Parameters	Bootstrap: Enabled, Bootstra	ap Source: լ	JPROM, U	ART Enable: Ye	es, GPIO E	Enable: Yes		

## Table 1-4. RTG4 µPROM Boot

Family	Part Number	Number Synthesis				Performance
		DFF	4LUT	Total	and- Route LE	(MHz)
PolarFire <sup>®</sup>	MPF500T-1 FCG1152E	_	_	—	_	—
RTG4 <sup>™</sup>	RTG4150L FCG1657	424	527	951	595	88.5
SmartFusion <sup>®</sup> 2	M2S150T FC1152	_	_	—	_	_
IGLOO <sup>®</sup> 2	M2GL150 FC1152	_	—	—	—	_
Configuration Parameters	Bootstrap: Enabled, Bootstrap Source: µPROM, UART Enable: Yes, GPIO Enable: Yes					

## 1.1 Typical Resource Utilization

The following table lists a breakdown of average resource usage for the MIV\_ESS module across the supported families.

### Table 1-5. Component Resources

Feature	Parts		Synthesis	
		Average DFF	Average 4LUT	Average Total
Bootstrap SPI	MPF500T-1FCG1152E	210	293	503
Bootstrap I <sup>2</sup> C	RTG4150L FCG1657	118	110	228
Bootstrap µPROM (PolarFire)	M2S150T FC1152 M2GL150 FC1152	109	97	206
Bootstrap µPROM (RTG4)	-	86	74	160
uDMA (AHB Write)	-	217	223	440
uDMA (TAS Write)	-	414	402	816
GPIO (4 Inouts)	-	16	6	22
I <sup>2</sup> C	-	162	224	386
PLIC (8 sources)	-	63	79	142
Timer	-	192	311	503
Timer (RTC)	-	195	338	533
UART		114	150	264
Watchdog		133	266	399

#### Note:

The I<sup>2</sup>C module must be enabled while using Bootstrap I2C.

## 2. MIV\_ESS Architecture

The MIV\_ESS core has been primarily developed to provide extended subsystem features to the MIV\_RV32 soft processor core. It is a compact, highly-configurable, support core which is intended to enhance and simplify the design experience for systems utilizing the MIV\_RV32 core.

## 2.1 Description

The core uses a GUI configurator to generate only the required logic blocks. On Reset, the Bootstrap feature (if enabled) automatically copies the code from SPI,  $I^2C$ , or FPGA  $\mu$ PROM memory to the MIV\_RV32 TCM. The bootstrap transfer occurs across the TCM APB Slave (TAS) interface and the processor is released from reset on completion of the transfer cycle.

The core supports the following range of optional peripheral modules:

- µDMA with Read/Write to AHB-Lite ports and Write to optional TAS port.
- · GPIO interface offering up to 32 inputs and/or outputs.
- I<sup>2</sup>C interface to connect to external I<sup>2</sup>C compliant devices.
- Platform Level Interrupt Controller (PLIC) configurable with up to 31 interrupts.
- SPI interface to connect to external SPI compliant devices.
- Timer with 64-bit resolution, which can be used as a system timer across multiple processors or as an additional timer resource.
- UART for simple serial communications.
- Watchdog, which performs a system Reset on time-out.


The core has the following APB interfaces:

- APB Target interface to access the preceding memory-mapped peripheral modules.
- Optional APB Initiator interface to connect to the MIV\_RV32 TAS for bootstrap support and for µDMA Write operations to the TCM.

The GPIO, SPI, and UART are the pre-existing DirectCore IP—CoreGPIO, CoreSPI, and CoreUARTapb. For more information on these cores, see the respective documentation. This document provides information on all other peripherals integrated as MIV\_ESS modules.

The Bootstrap feature, once enabled and configured correctly is a hardware boot function which is active following a PRESETN or SYS\_RESET\_REQ Reset and requires no software intervention. The peripheral modules within the core, once enabled and configured correctly in the Configurator, are accessible through an APB mirrored Initiator/ Target interface.

A block diagram of the MIV\_ESS is provided in the following figure.



#### Figure 2-1. MIV\_ESS Block Diagram

## 2.2 Interface

The following table lists the global signal names associated with the core.

### Table 2-1. Global Ports

MIV_ESS Ports					
Ports	Width	Direction	Description		
PCLK	1	Input	Clock input		
PRESETN	1	Input	Active-low reset		
SYS_RESET_REQ	1	Input	An active-high reset request from the system. For example, a system controller		
APB_0_r	mINITIATOR				
Ports	Width	Direction	Description		
APB_T0_PADDR	32	Input	APB Initiator Interface		
APB_T0_PSEL	1	Input			
APB_T0_PENABLE	1	Input			
APB_T0_PWRITE	1	Input			
APB_T0_PRDATA	32	Output			
APB_T0_PWDATA	32	Input			
APB_T0_PREADY	1	Output			
APB_T0_PSLVERR	1	Output			

A synchronous reset architecture is applied when the MIV\_ESS core is implemented on RTG4. An asynchronous reset architecture is applied for all other supported FPGA families.

The APB port is a mirrored Initiator configuration by default so it can connect directly to the MIV\_RV32 soft processor. Alternatively, the APB port can be configured as a target interface so multiple MIV\_ESS IP cores can form part of a larger system.

The core has a number of configuration options that are dependent on the enabled features. Ports are generated to support the configuration as required. The following figure illustrates the complete range of ports available in the core.

Figure 2-2. MIV\_ESS Ports

	SPI_SCK
	UDMA_BUSY
	TIMER_IRQ
	GPIO_INT[3:0]
	WDOG_IRQ
	GPIO OUT[3:0]
	12C_SCL_O_EN
	BOOT_BLK_PF
	BOOT_ADDR_PF[15:0]
	UART_TXRDY
	I2C_SDA_O
	UART_TX
	PLIC_IRQ
	BOOT_RDEN_RTG4
PLIC_SRC_IRQ[7:0]	BOOT_ADDR_RTG4[13:0]
SPI_SDI	UART_PARITY_ERR
BOOT_BUSY_RTG4	I2C_SDA_O_EN
SYS_RESET_REQ	UART_RXRDY
BOOT_DATAR_PF[8:0]	SPI_SS
PRESETN	GPIO_INT_OR
BOOT DATAR RTG4[35:0]	SPI_SDO
IZC SDA I	UDMA_IRQ
PCLK	I2C_SCL_O
IZC SCL I	GPIO_OE[3:0]
BOOT BUSY PF	TAS_ACCESS_DISABLE
BOOTSTRAP_BYPASS	I2C_IRQ
UART RX	CPU_ACCESS_DISABLE
GPIO_IN[3:0]	SPI_IRQ
WDOG HALT	TIMER_COUNT_OUT[63:0]
-	UART_FRAMING_ERR
TIMER_RTC_CLK	WDOG_MVRP_IRQ
APB_0_mINITIATOR	CPU_RESETN
APB_0_TARGET	UART_OVERFLOW
	APB_3_mTARGET
	APB_4_mTARGET
	TAS_APB_mTARGET
	APB_11_mTARGET
	APB_12_mTARGET
	APB_13_mTARGET
	APB_14_mTARGET
	APB_15_mTARGET
	AHBL_READ_INITIATOR
	AHBL_WRITE_INITIATOR
	AHBL_WRITE_INITIATOR APB_WRITE_TARGET
	AHBL_READ_mTARGET
	AHBL_WRITE_mTARGET
	APB_WRITE_mTARGET

## 2.3 Programming

The MIV\_ESS core is a highly configurable core, and the configurator provides a top-level general tab which allows the user to enable or disable features.

#### Figure 2-3. General Configuration Tab

Configurator		X
MIV_ESS		
Microsemi:SystemBuilder:MIV_ESS:		
	General Bootstrap APB GUDMA GPIO PLIC SPI Timer	UART   🔺
<ul> <li>MIV_ESS_UI_default_configuration</li> <li>DGC1_PF_SPI_BOOT</li> </ul>	Family	
DGC2_PF_L2C_BOOT     DGC3_PF_uPROM_BOOT     DGC4_PF_BASIC_PERPHERALS	FPGA Family: PolarFire	
DOCA_FF_DASIC_FERFICIALS	Bootstrap: Bootstrap Source: SPI	
	Peripherals	
	uDMA: C GPIO: V I2C: PLIC: V SPI: T Timer: UART: V Watche	dog: 🗖
Apply New preset		
I	•	• //
Help -	OK	Cancel

The user must select the relevant FPGA family from the dropdown menu. If the Bootstrap feature is enabled, it requires selection of the appropriate Bootstrap Source. For ease of use, there are pre-set Design Guide Configurations DGC 1-3 available which can be selected to auto configure the core per the supplementary Design Guide document. Finally, the required peripherals are selected by ticking the appropriate check box.

The MIV\_ESS Base Address is determined by the connected APB Initiator address range which must be large enough for the complete memory map of the enabled peripheral modules within the MIV\_ESS. The APB address range on MIV\_RV32 is set up in the GUI Configurator as shown in the following figure. The default range is 0x7000\_0000 to 0x7fff\_ffff.

Figure 2-4. Mi-V RV32 APB Address F	Range
-------------------------------------	-------

Configurator	-	×
Mi-V RV32 Configurator		
Microsemi:MiV:MIV_RV32:3.0.100		
Configuration     Memory Map		
AHB Master Address		
Start Address: Upper 16bits (Hex): 0x8000 Lower 16bits (Hex): 0x0		
End Address: Upper 16bits (Hex): 0x8fff Lower 16bits (Hex): 0xffff		
APB Master Address		
Start Address: Upper 16bits (Hex): 0x7000 Lower 16bits (Hex): 0x0		
End Address: Upper 16bits (Hex): 0x7fff Lower 16bits (Hex): 0xffff		

The following table lists the memory-mapped peripheral modules.

Peripheral Modules	Offset from MIV_ESS Base Address	Note
PLIC	0x000_0000	—
UART	0x100_0000	-
TIMER	0x200_0000	—
APB_TARGET	0x300_0000	External APB slot 3
APB_TARGET	0x400_0000	External APB slot 4
GPIO	0x500_0000	-
SPI	0x600_0000	—
RESERVED	0x700_0000	Future use
uDMA	0x800_0000	—
WATCHDOG	0x900_0000	—
I <sup>2</sup> C	0xA00_0000	—
APB_TARGET	0xB00_0000	External APB slot 11
APB_TARGET	0xC00_0000	External APB slot 12
APB_TARGET	0xD00_0000	External APB slot 13
APB_TARGET	0xE00_0000	External APB slot 14
APB_TARGET	0xF00_0000	External APB slot 15

## 3. Bootstrap

This section provides information on the the Bootstrap module used in the MIV\_ESS core.


## 3.1 Description

The Bootstrap module is used for MIV\_ESS bootstrap operations and the module operates by integrating the following three components in the MIV\_ESS core:

- Bootstrap: A controller unit for accessing external memories such as SPI, I<sup>2</sup>C, and µPROM.
- Reset Controller: A controller used for holding the target CPU in Reset so that the boot source data can be transferred into TCM for MIV\_RV32 to boot.
- APB Writer unit: It is used to transfer data from target memories SPI/I<sup>2</sup>C/µPROM to TCM over the TAS interface.

The following figure describes the bootstrap module.

#### Figure 3-1. Bootstrap Diagram



The bootstrap controller allows booting the MIV\_RV32 soft processor from either a SPI,  $l^2C$ , or  $\mu$ PROM device indirectly, by first copying the boot code from the SPI/ $l^2C/\mu$ PROM memory device to the MIV\_RV32 internal TCM via the APB TAS interface.

### 3.1.1 Features


The Bootstrap module has the following features.

- An APB 3.0 mirrored host interface to use with the MIV\_RV32 TCM TAS.
- Support for enabling and disabling MIV\_RV32 CPU and TAS I/F access.
- An optional µPROM interface compatible for loading boot code from external PolarFire and RTG4 µPROM memory devices.
- An optional SPI interface for loading boot code from an external SPI memory device.
- An optional I<sup>2</sup>C interface for loading data from an external I<sup>2</sup>C memory device.
- Supports three Reset sources.
  - a. External Reset
  - b. System Reset Request
  - c. Watchdog Reset Request

 Supports all available SPI Flash chips, through Motorola Mode 0 signaling, and parameterized software Reset command sequences along with various timing parameters to handle differences between SPI chip manufacturers.

### 3.1.2 Block Diagram

The following figure shows the block diagram of Bootstrap.



### Figure 3-2. Bootstrap - Block Diagram


The Bootstrap is responsible for reading the boot code byte-by-byte from the external device (SPI/I<sup>2</sup>C/µPROM), assembling a 32-bit instruction from the read data, and passing the assembled instructions to the APB Writer.

The APB Writer is responsible for writing 32-bit instructions from the Bootstrap into the MIV\_RV32 TCM via the TAS APB interface.

The Reset Controller is responsible for generating the Reset signal used by the Bootstrap and the APB Writer.

The following figure shows the top-level block diagram of the Reset Controller.

#### Figure 3-3. Reset Controller



### 3.1.3 Bootstrap Operation

Following the assertion of one of the reset sources in the Reset Controller, the Bootstrap asserts the CPU\_ACCESS\_DISABLE signal for MIV\_RV32 and de-asserts the TAS\_ACCESS\_DISABLE signal. This halts the Hart of MIV\_RV32 before executing the first instruction, and it allows the APB Writer to access the TCM via the APB TAS interface.

The Bootstrap copies the boot code from SPI/I<sup>2</sup>C, or  $\mu$ PROM memory device to the MIV\_RV32 TCM. After copying with no errors, the Bootstrap de-asserts the CPU\_ACCESS\_DISABLE signal and asserts the TAS\_ACCESS\_DISABLE signal, which allows MIV\_RV32 to boot from the code copied into TCM.

The Bootstrap initially takes control over the SPI/I<sup>2</sup>C/ $\mu$ PROM interface during the booting process, the Bootstrap then finishes by passing control of the SPI/I<sup>2</sup>C/ $\mu$ PROM interface to the respective modules SPI/I<sup>2</sup>C/ $\mu$ PROM, allowing for the SPI/I<sup>2</sup>C/ $\mu$ PROM memory device to be accessed by the MIV\_RV32 over an APB interface.

#### 3.1.4 APB Writer Operation

1.

This section describes the APB Writer operation.

- Following the assertion of the ESS\_GEN\_RESETN signal, the APB Writer.
  - De-asserts the CPU\_RESETN signal to hold the MIV\_RV32 in reset.
  - Asserts the CPU\_ACCESS\_DISABLE signal to block Hart access to TCM.
  - De-asserts the TAS\_ACCESS\_DISABLE signal to allow TAS access to TCM.
- 2. The APB Writer asserts the APB\_WRITER\_RD\_READY signal to indicate that it is ready to receive a 32-bit instruction from the Bootstrap.
- 3. Once the Bootstrap asserts the APB\_WRITER\_RD\_DATA\_AVAIL signal, the APB Writer writes the 32-bit instruction from the APB WRITER RD\_DATA line into TCM.
- 4. If the PSLVERR signal on the TAS interface is asserted at any point, the APB Writer will abort the transfer and assert bit [0] of the APB\_ERR signal.
- 5. Once the Bootstrap has finished reading data from the source, the APB\_WRITER\_RD\_ALL\_DONE signal will be asserted. The APB Writer will then read the first instruction back from TCM, and compare it with the first instruction received from the Bootstrap. If a mismatch is detected, bit [1] of the APB\_ERR signal will be asserted.
- 6. Once it is checked, the APB Writer waits for the External Processor Reset Duration. After this, the APB Writer:
  - Asserts the CPU RESETN signal to release the MIV\_RV32 from reset.
  - De-asserts the CPU ACCESS DISABLE signal to allow Hart access to TCM.
  - Asserts the TAS ACCESS DISABLE signal to block TAS access to TCM.

#### 3.1.5 Reset

When the Bootstrap module completes the code transfer into the TCM, the Bootstrap asserts the CPU\_RESETN signal, which in turn resets the Hart and allows MIV\_RV32 boot from TCM.

### 3.2 Interface

This section provides details of the bootstrap interfaces.

#### 3.2.1 General Bootstrap Parameters

The Bootstrap module is enabled from the **General** tab in the MIV\_ESS GUI, as shown in the following figure.

Figure 3-4. GUI – General Bootstrap Tab Options		
General Bootstrap APB UDMA	GPIO   PLIC   SPI   🕄 Tir	mer 🛛 🔀 UART 🗎
Family FPGA Family: PolarFire 💽 🚺 Bootstrap		
Bootstrap: V Bootstrap Source: SPI V		

The following table list the parameters that apply to the Bootstrap module.

### Table 3-1. Bootstrap General Parameters

Configurator Parameter	Parameter Name	Valid Values	Default Value	Description
Bootstrap	BOOTSTRAP_EN	0	0	0 = Disable Bootstrap module
Enable				1 = Enable Bootstrap module
				Option to enable Bootstrap module in the design.
Bootstrap Source	BOOTSTRAP_SOURCE	0 or 1 or 2	0	This option determines the source memory interface to be enabled for Bootstrap transfers. Only a single Bootstrap Source can be selected for the APB Writer to handle transfers from.
				The inputs and outputs as they appear on the MIV_ESS instance varies depending on the selected memory interface.
				Available options:
				0 = Select 'SPI' as Bootstrap Source memory interface
				1 = Select I <sup>2</sup> C as Bootstrap Source memory interface
				2 = Select 'µPROM' as Bootstrap Source memory interface

After the Bootstrap is enabled, the Bootstrap Source parameters will be available in the Bootstrap tab as shown in the following figure.

#### Figure 3-5. Bootstrap Transfer Configuration Options

General Bootstrap APB Ou	DMA GPIO P	PLIC   SPI   🔂 T	imer 🛛 🔂 UART 📄
Transfer Configuration			
Destination Start Address : Upper 16 bits (Hex):	0x4000	Lower 16 bits (Hex):	0x0
External/Processor Reset Duration:	1000	32-Bit Data Word Count:	8192

The following table lists the Transfer Configuration parameters apply to all the selected Bootstrap Sources.

Configurator Parameter	Parameter Name	Valid Values	Default Value	Description
Destination Start Address: Upper 16 bits (Hex)	APB_DST_ADDR_UPPER	0x0 – 0xFFFF	0x4000	Defines the upper 16 bits of target address for the Bootstrap transfers. Together with 'Lower 16 bits (Hex)' it makes up the 32-bit transfer destination address.
Lower 16 bits (Hex)	APB_DST_ADDR_LOWER	0x0 -0xFFFF	0x0000	Defines the lower 16- bits of target address for the Bootstrap transfers. Together with 'Destination Start Address: Upper 16 bits (Hex)' it makes up the 32-bit transfer destination address.
External/Processor Reset Duration	RST_POR_DURATION	4 – 65535	1000	The External Processor Reset Duration. After the completion of the Bootstrap Transfer operation, the Bootstrap module wait for this number of clock cycles before releasing the CPU_RESETN signal, allowing the MIV_RV32 Hart to come out of reset.
32-Bit Data Word Count	DATA_WORD_CNT	0 - 262,144	8192	The number of 32-bit words to be read from the source device and transferred. (Source .hex file size in bytes divided by 4) For example, 32 kB = 8192 words

### Table 3-2. Transfer Configuration Parameters

### 3.2.2 General Bootstrap Ports

The ports that appear on the MIV\_ESS core instance in relation to the Bootstrap, vary depending on the selected Bootstrap Source in the design. The following table lists Bootstrap inputs and outputs that are available in the design, if the Bootstrap is enabled, as they are not specific to any Bootstrap Source.

### Table 3-3. Bootstrap – General Ports

Ports	Width	Direction	Description
BOOTSTRAP_BYPASS	1	Input	An input signal to effectively bypass the Bootstrap if it is enabled in the design. An active High signal that will inhibit the Bootstrap function.
SYS_RESET_REQ	1	Input	Active-high reset request signal.

continued			
Ports	Width	Direction	Description
CPU_RESETN	1	Output	Active-low signal for CPU reset. This signal is used to hold the target processor in the reset mode during the Bootstrap transfer operation.
CPU_ACCESS_DISABLE	1	Output	When asserted, CPU's access to the TCM is disabled.
TAS_ACCESS_DISABLE	1	Output	When asserted, TAS access to the TCM is disabled.

#### 3.2.3 SPI Bootstrap Parameters

To configure the Bootstrap in SPI mode, enable the Bootstrap from the **General** tab and select SPI as the Bootstrap Source as shown in the following figure.

#### Figure 3-6. SPI Bootstrap Enable

General Bootstrap APB OUMA GPIO PLIC SPI CIMER OUART
Family
FPGA Family: PolarFire
Bootstrap
Bootstrap: 🗹 Bootstrap Source: SPI 💌

To configure Bootstrap's SPI transfer parameters, navigate to the **Bootstrap** tab and update parameters under **SPI Device Configuration** as shown in the following figure.

#### Figure 3-7. SPI Device Configuration

SPI	Device Configuration			
	Source Start Address : Upper 16 bits (Hex):	0x0	Lower 16 bits (Hex):	0x0
	Reset Recovery Duration:	8	SPI Clock Ratio:	8
	Target Select Deselect Duration:	8	Adesto Device:	
	SPI Software Reset Type:	No Software Reset	Number of Address Bytes:	Three-byte SPI Address 💌

The following table lists the SPI device configuration parameters.

#### Table 3-4. SPI Device Configuration Parameters

Configurator Parameter	Parameter Name	Valid Values	Default Value	Description
Source Start Address : Upper 16 bits (Hex)	SPI_SRC_ADDR_UPPER	0x0 – 0xFFFF	0x0	Upper 16-bits of the SPI Source Start Address: location of the first 32- bit word of boot code in the SPI-Flash memory device.


## Bootstrap

continued	continued					
Configurator Parameter	Parameter Name	Valid Values	Default Value	Description		
Lower 16 bits (Hex)	SPI_SRC_ADDR_LOWER	0x0 – 0xFFFF	0x0	Lower 16-bits of the SPI Source Start Address: location of the first 32- bit word of boot code in the SPI-Flash memory device.		
Reset Recovery Duration	RST_RECOVERY_DURATION	4 - 65535	8	Number of PCLK cycles following a hardware or software reset before enabling polling the SPI chip. This ranges from under 50 ns to over 100 $\mu$ s.		
SPI Clock Ratio	SPI_CLK_RATIO	1 - 32768	4	The SPI clock prescaler/ divider. Indicates the number of PCLK cycles in a SPI_CLK period.		
Target Select Deselect Duration	SS_DESELECT_DURATION	1 - 65535	8	The deselect duration in PCLK cycles for the SPI chip's SS (Slave Select) pin between commands.		
Adesto Device	READ_STATUS_TYPE	0 or 1	0	Indicates if a Flash memory device made by Adesto Technologies is used.		
SPI Software Reset Type	SW_RESET_TYPE	0 - 3	0	SPI Software Reset type: 0 = No software reset 1 = Command sequence 66h, 99h (covers most devices) 2 = 4-byte command "f0,00,00,00" (Adesto devices) 3 = 1-byte "f0" command (Cypress/ Spansion devices)		
Number of Address Bytes	READ_4BYTE_ADDR	0 or 1	0	0 = 3 byte SPI addressing 1 = 4 byte SPI addressing for SPI chips ≥ 128 Mbit		

## 3.2.4 SPI Bootstrap Ports

The following figure shows the ports as they appear on the MIV\_ESS instance, if Bootstrap is enabled and configured in the SPI mode.

Figure 3-8. SPI Ports



The following table lists the Bootstrap SPI Boot Source configuration ports.

#### Table 3-5. SPI Port Signals

Ports	Width	Direction	Description
SPI_SDI	1	Input	Bootstrap SPI reader Serial Data In.
SPI_SCK	1	Output	Bootstrap SPI reader Serial Clock (out).
SPI_SDO	1	Output	Bootstrap SPI reader Serial Data Out.
SPI_SS	1	Output	Bootstrap SPI reader Chip Select.

#### 3.2.5 I<sup>2</sup>C Bootstrap Parameters

The Bootstrap module has configurable parameters under the **General** and **Bootstrap** tabs in the MIV\_ESS core.

To enable the Bootstrap module in MIV\_ESS, select the **Bootstrap** check box under the **General** tab in the Bootstrap section. To configure the Bootstrap module to boot from an I<sup>2</sup>C memory source, the Bootstrap Source parameter value must be **I2C**.

To enable I<sup>2</sup>C module in MIV\_ESS, select I2C check box under **Peripherals**  $\rightarrow$  **General**. The I<sup>2</sup>C module supports Initiator read and write accesses to peripheral I<sup>2</sup>C devices and can be configured by the Bootstrap Controller to copy I<sup>2</sup>C boot memory to the TCM of the MIV\_RV32 soft processor. See I<sup>2</sup>C for more details about the I<sup>2</sup>C module.

The following figure shows the parameters that need to be configured to use the Bootstrap in the I<sup>2</sup>C mode.

gure 3-9. Bootstrap I2C Mode Parameters Under the General Tab					
General Bootstrap APB GUMA GPIO PLIC SPI GTimer GUART					
Family					
FPGA Family: PolarFire 💽 🕄					
Bootstrap					
Bootstrap: 🔽 Bootstrap Source: I2C 💌					
Peripherals					
uDMA: 🗌 GPIO: 🗌 I2C: 🔽 PLIC: 🗌 SPI: 🗌 Timer: 🗌 UART: 🗌 Watchdog: 🗌					

The **I2C Device Configuration** section enables you to configure the I<sup>2</sup>C settings, as shown in the following figure. **Note:** Under the Bootstrap tab, all sections are disabled except **I2C Device Configuration** as the Bootstrap Source is set to **I2C** in the **General** tab.

Figure 3-10. Bootstrap I2C Mode Parameters Under the Bootstrap Tab

General Bootstrap APB DUDMA GPIO PLIC SPI GIMMER UART							
Transfer Configuration							
Destination Start Address : Upper 16 bits (Hex): 0x4000 Lower 16 bits (Hex): 0x0							
External/Processor Reset Duration: 1000 32-Bit Data Word Count: 8192							
SPI Device Configuration							
Source Start Address : Upper 16 bits (Hex): 0x0 Lower 16 bits (Hex): 0x0							
Reset Recovery Duration: 8 SPI Clock Ratio: 33							
Target Select Deselect Duration:   8   Adesto Device:   Image: Comparison of the select Duration							
SPI Software Reset Type: No Software Reset 💌 Number of Address Bytes: Three-byte SPI Address 💌							
I2C Device Configuration							
I2C Device Address: 0x50 Number of Address Bytes: Two-Byte I2C Address 💌							
Source Start Address : Upper Byte (Hex): 0x0 Lower Byte (Hex): 0x0							
I2C Clock Divisor: 99							
uPROM Configuration							
Source Start Address : Upper Byte (Hex): 0x0 Lower Byte (Hex): 0x0							

The following table lists description of each  $I^2C$  configurable parameters.

### Table 3-6. I<sup>2</sup>C Bootstrap Configuration Options

Configurator Parameter	Parameter Name	Valid Values	Default Value	Description
I2C Enable	I2C_EN	0 or 1	1	If this parameter is set as 1, the $I^2C$ module is enabled in the MIV_ESS core.

continued						
Configurator Parameter	Parameter Name	Valid Values	Default Value	Description		
I2C Device Address	I2C_SLV_ADDR	0x0 – 0xFF	0x50	The unique I <sup>2</sup> C device address to begin booting from.		
Number of Address Bytes	I2C_MULTI_ADDR_BYTES			,		
Source Start Address: Upper Byte (Hex)	I2C_START_ADDR_UPPER	0x0 – 0xFF	0x0	Upper byte of the address in the l <sup>2</sup> C memory from which the boot-code needs to be copied. Only valid when 2 byte addressing is used.		
Lower Byte (Hex)	I2C_START_ADDR_LOWER	0x0 – 0xFF	0x0	Lower byte of the address in the I <sup>2</sup> C memory from which the boot-code needs to be copied.		
I2C Clock Divisor	I2C_CLK_DIVISOR	0 – 255 (Decimal)	99	The Serial Clock (SCLK) prescaler used to generate the SCLK frequency from the System Clock, see Prescaler Register Description.		

## 3.2.6 I<sup>2</sup>C Bootstrap Ports


The following table lists the I<sup>2</sup>C Bootstrap ports available on the MIV\_ESS module.

## Table 3-7. I<sup>2</sup>C Port Signals

Ports	Width	Direction	Description
			The I <sup>2</sup> C Module mode select:
BOOTSTRAP_BYPASS	1	Input	<ul> <li>When BOOTSTRAP_BYPASS = 0 on Reset, the I<sup>2</sup>C module enters the Bootstrap mode</li> <li>When BOOTSTRAP_BYPASS = 1, the I<sup>2</sup>C module is always in the Peripheral mode</li> </ul>
SCL_I	1	Input	I <sup>2</sup> C Clock Line Input
SCL_O	1	Output	I <sup>2</sup> C Clock Line Output
SCL_O_EN	1	Output	I <sup>2</sup> C Clock Line Output Enable
SDA_I	1	Input	I <sup>2</sup> C Data Line Input
SDA_O	1	Output	I <sup>2</sup> C Data Line Output
SDA_O_EN	1	Output	I <sup>2</sup> C Data Line Output Enable
I2C_IRQ	1	Output	I <sup>2</sup> C Interrupt

The following figure shows the MIV\_ESS SmartDesign, configured for Bootstrap using  $I^2C$ .

Figure 3-11. MIV\_ESS Instance for Bootstrap Using I2C



#### 3.2.7 µPROM Bootstrap Parameters

The Bootstrap µPROM configuration is FPGA family specific. This module supports both PolarFire and RTG4 family devices. When instantiating the MIV\_ESS core, the correct family must be selected.

The following figure shows how to enable the µPROM Bootstrap in the General tab.

#### Figure 3-12. µPROM Bootstrap General Setup

General Bootstrap APB OUDMA GPIO	PLIC SPI DImer UART
Family	
FPGA Family: PolarFire	
Bootstrap	
Bootstrap: 🔽 Bootstrap Source: UPROM 💌	

Select the correct FPGA family and  $\mu$ PROM as the Bootstrap Source, and navigate to the **Bootstrap**  $\rightarrow \mu$ **PROM Configuration** for further configuration. The  $\mu$ **PROM Configuration** section enables you to configure the  $\mu$ PROM settings, as shown in the following figure.

#### Figure 3-13. µPROM Source Address Configuration

uPROM Configuration						
Source Start Address : Upper Byte (Hex):	0x0	Lower Byte (Hex):	0x0			

The following table lists description of each  $\mu$ PROM configurable parameters.

#### Table 3-8. µPROM Configuration Parameters

Configurator Parameter	Parameter Name	Valid Values	Default Value	Description
Source Start Address: Upper Byte (Hex)	uPROM_SRC_ADDR_UPPER	0x0 – 0xFF	0x0	Upper 8-bits of the memory address of the boot code within the µPROM device.

continued		-			
Configurator Parameter	Parameter Name	Valid Values	Default Value	Description	
Lower Byte (Hex)	UPROM_SRC_ADDR_LOWER	0x0 – 0xFF	0x0	Lower 8-bits of the memory address of the boot code within the µPROM device.	


### 3.2.8 µPROM Bootstrap Ports

Depending on the selected FPGA family, respective ports will appear on the MIV\_ESS instance.

### PolarFire µPROM

The following figure shows Bootstrap µPROM ports as they appear on the MIV\_ESS instance, if PolarFire is selected.

#### Figure 3-14. PolarFire µPROM Ports



The following table lists Bootstrap µPROM ports signals for the PolarFire family.


#### Table 3-9. PolarFire µPROM Port Signals

Ports	Width	Direction	Description
BOOT_BUSY_PF	1	Input	PolarFire µPROM busy
BOOT_DATAR_PF	[8:0]	Input	PolarFire µPROM read data
BOOT_BLK_PF	1	Output	PolarFire µPROM block select
BOOT_ADDR_PF	[15:0]	Output	PolarFire µPROM read address

### RTG4 µPROM

The following figure shows the Bootstrap µPROM ports as they appear on the MIV\_ESS instance, if RTG4 is selected.

### Figure 3-15. RTG4 µPROM Ports



The following table lists the Bootstrap µPROM port signals for the RTG4 family.

### Table 3-10. RTG4 µPROM Port Signals

Ports	Width	Direction	Description
BOOT_BUSY_RTG4	1	Input	RTG4 µPROM busy
BOOT_DATAR_RTG4	[35:0]	Input	RTG4 µPROM read data
BOOT_RDEN_RTG4	1	Output	RTG4 µPROM read enable
BOOT_ADDR_RTG4	[13:0]	Output	RTG4 µPROM read address

## 3.3 SPI Mode - Programming and Operation


This section describes the programming and operation procedures of the SPI Bootstrap configuration.

### 3.3.1 How to Use the Bootstrap SPI

After the Bootstrap option is enabled in the General tab, it gets integrated into the MIV\_ESS instance.

The Bootstrap can be connected to MIV\_RV32 directly and the Bootstrap SPI pins can be promoted to the top level, so they can be interfaced with the external SPI memory device via constraints. The following figure shows an example of SmartDesign setup for Bootstrap SPI.

Figure 3-16. Bootstrap Setup in SPI Mode



The Bootstrap operation is a hardware function that does not require a software. It is completely configurable using the MIV\_ESS GUI, as shown in the Interface section.

### 3.3.2 Operation

The SPI memory must be pre-programmed with the boot code to enable Bootstrap to copy boot code from an external SPI memory. For more information on pre-programming the SPI memory, see *MIV\_ESS Design Guide*. The Bootstrap SPI operations are only responsible for copying pre-programmed boot code from the SPI Bootstrap Source.

#### 3.3.2.1 SPI Control

The Bootstrap SPI state machine gets started after PRESETN or SYS\_RESET\_REQ is released, and the following operations are performed.

- 1. Hardware Reset Recovery: After releasing PRESETN, the state machine waits a period of RST\_RECOVERY\_DURATION PCLK cycles to ensure the completion of internal reset actions in the SPI Flash chip.
  - Micron 40 ns
  - Spansion/Cypress 200 ns
  - ISSI 100 us
  - GigaDevice 60 us
  - Macronix 10 us
  - Adesto 1 us

- Winbound NA
- 2. Check for Flash Busy: This polls the SPI Flash's STATUS Register Busy bit. This handles reset during an SPI program, erase, or write to certain registers, which takes time to complete.
- 3. Apply a Software Reset: Apply a software Reset, if the SPI Flash chip supports it, to clear any volatile registers which may have changed modes of operation such as addressing modes. The parameter SW\_RESET\_TYPE indicates, which reset type applies to the SPI Flash chip.
- 4. For Micron, ISSI, Winbound, Macronix, and GigaDevice a software Reset is done with a 66H 8-bit command, for SS\_DESELECT\_DURATION, followed by a 99H 8-bit command.
  - Micron SS\_DESELECT\_DURATION 40 ns
  - ISSI 7 ns (t<sub>CEH</sub>)
  - Winbond 50 ns (t<sub>CSH</sub>)
  - Macronix 30 ns
  - GigaDevice 20 ns
- 5. For Adesto, a software reset is done by a 32-bit command with the code f0\_00\_00\_00, while for Cypress/ Spansion it is an 8-bit code f0.
- 6. Software Reset Recovery: After applying software Reset, the state machine waits a period of RST\_RECOVERT\_DURATION PCLK cycles to ensure that internal reset actions in the SPI Flash chip are completed.
- Read data and pass to APB Writer: The Flash is now ready for reads. For Flash chips of 128 Mbit and above, 4 byte addressing is used via the 13<sup>th</sup> command, otherwise it uses three-byte addressing via the 13<sup>th</sup> command. This is setup via the READ\_4BYTE\_ADDR parameter.

An inner loop fetches 32 bits of data one bit at a time, after which it removes 'SPI\_SS' for SS\_DESELECT\_DURATION. In addition, for Adesto this is 30 ns and for Spansion/Cypress it's 10 ns. The 32-bit 'rd\_data' value is then passed to the APB Writer controller with the indication rd\_data\_valid.

An outer loop increments a word counter and its SPI address, repeating step 5 until DATA\_WORD\_CNT words are transferred to APB Writer, and completes the copy process by asserting rd\_all\_done to APB. It also indicates to the CKSUM\_CTRL block that it can perform a data check.

During the transfer, the current SPI address is compared with CKSUM\_SPI\_ADDR, and the data at this address is latched. CKSUM\_SPI\_ADDR must reside at some location within the code being copied.

When the Bootstrap function completes, it indicates that the check is complete internally. It also indicates if there is an error. In the initial release, data checking is not provided and this block assigns <code>CKSUM\_ERR</code> to 0, and <code>cksum\_done</code> to 1.

#### 3.3.2.2 Bootstrap Transaction

Following the assertion of PRESETN, the Bootstrap module initiates copying boot code from source SPI memory to TCM. The CPU\_RESETN signal is LOW, holding MIV\_RV32 in Reset. The CPU\_ACCESS\_DISABLE is HIGH to block Hart access to TCM. The TAS\_ACCESS\_DISABLE is LOW to allow the Bootstrap module access TAS interface access into TCM.

The following steps describe how Bootstrap performs the operation.

- 1. The bytes are assembled into 32-bit words and written into MIV\_RV32 TCM. This operation continues until the number of 32-bit words transferred matches the number specified by DATA\_WORD\_CNT.
- 2. After it is transferred, the Bootstrap module's APB Writer reads the first instruction back from the TCM and compare it to the first instruction received from the Bootstrap.
- 3. The Bootstrap module then waits for External Processor Reset Duration, then the CPU\_RESETN is set to HIGH to release MIV\_RV32 from reset.
- 4. The CPU\_ACCESS\_DISABLE is set LOW to allow Hart access to the TCM and TAS\_ACCESS\_DISABLE is set to HIGH to block TAS access to TCM.
- 5. The Bootstrap completes the operation.

## 3.4 I<sup>2</sup>C Mode – Programming and Operation

Only the Bootstrap configuration with I<sup>2</sup>C as the Bootstrap Source is covered in this programming and operation section.

### 3.4.1 How to use the Bootstrap I<sup>2</sup>C


The Bootstrap operation is a hardware function that does not require a software. It is completely configurable via the MIV\_ESS GUI, as shown in the Interface section.

### 3.4.2 Operation

The circuit shown in the following figure describes how the MIV\_ESS instance can be connected to MIV\_RV32 for booting from an I<sup>2</sup>C memory source. The MIV\_ESS I2C communication pins must be connected with bidirectional buffer lines. For more details on how to connect the I<sup>2</sup>C lines, see Programming.

- 1. When the BOOTSTRAP\_BYPASS pin is logic LOW, then on reset, the Bootstrap module begins the booting process.
- 2. The control signals, CPU\_ACCESS\_DISABLE and TAS\_ACCESS\_DISABLE, first halt the Hart of the MIV\_RV32 and allow the TCM to be accessed via the TAS interface.
- 3. The bootstrap begins to read data byte-by-byte from the specified I<sup>2</sup>C device and location.
- 4. Each time a 32-bit word is assembled, it is written to the internal TCM of the MIV\_RV32.
- 5. Repeat this until the number of 32-bit words transferred matches that was specified.
- 6. The Hart is resumed, TCM access is disabled, and the MIV\_RV32 CPU is reset by the MIV\_ESS via CPU RESETN, which connects to the reset of the MIV\_RV32.
- 7. The MIV\_RV32 core executes instructions at its Reset Vector Address.

#### Figure 3-17. MIV\_ESS Instance Connected to MIV\_RV32 for I2C Booting



## 3.5 **µPROM Mode – Programming and Operation**

This section describes the Bootstrap operation with  $\mu$ PROM as the Bootstrap Source. The specific  $\mu$ PROM reading operation used is dependent on the selected FPGA device (PolarFire or RTG4).


### 3.5.1 How to Use the Bootstrap µPROM

The Bootstrap operation is a hardware function that does not require any software. It is completely configurable via the MIV\_ESS GUI, as shown in the Interface section. Ensure that the 'FPGA Family' parameter selected reflects the intended board (PolarFire or RTG4).

#### PolarFire µPROM Setup

The MIV\_ESS must be connected to the MIV\_RV32 and  $\mu$ PROM device, as shown in the following figure. See Details of Operation for operation details.


Figure 3-18. Bootstrap PolarFire µPROM Setup



#### RTG4 µPROM Setup

MIV\_ESS must be connected to MIV\_RV32 and  $\mu$ PROM device as shown in the following figure when using an RTG4 device. See Details of Operation for operation details.

#### Figure 3-19. Bootstrap RTG4 µPROM Setup



# 3.5.2 Details of Operation

## PolarFire µPROM Setup

When booting from  $\mu$ PROM on a PolarFire device, the Bootstrap module operates as follows:

- 1. The Bootstrap initiates a read transfer by asserting the BOOT\_BLK\_PF signal.
- 2. The Bootstrap drives the start address of the read data onto the  $\mu$ PROM BOOT\_ADDR\_PF line.

- The Bootstrap then receives a 9-bit word (MSB = ECC bit) from the μPROM BOOT\_DATAR\_PF line. The Bootstrap then increments the address pointer to read the next 9-bit word.
- 4. After the Bootstrap has received four 9-bit words, it assembles a 32-bit instruction (discarding the ECC bit on each 9-bit word) and passes the 32-bit instruction to the APB Writer (logic responsible for writing data to a MIV\_RV32's TCM over the TAS interface)
- 5. After all boot code has been read from the µPROM, the Bootstrap de-asserts the BOOT\_ADDR\_PF signal to indicate the end of the read transfer.

### RTG4 µPROM Setup

When booting from a µPROM on a RTG4 device, the Bootstrap module operates as follows:

- 1. The Bootstrap initiates a read transfer by asserting the BOOT RDEN RTG4 signal.
- 2. The Bootstrap drives the start address of the read data onto the µPROM BOOT\_ADDR\_RTG4 line.
- 3. The Bootstrap then receives a 36-bit word (Bits [35:32] = ECC bits) from the μPROM BOOT\_DATAR\_RTG4 line.
- 4. The Bootstrap passes the 32-bit instruction (discarding the ECC bits) to the APB Writer and increments the address pointer to read the next instruction.
- 5. After all boot code is read from the µPROM, the Bootstrap de-asserts the BOOT\_BLK\_PF signal to indicate the end of the read transfer.

## 4. APB

This section provides information on the APB module used in the MIV\_ESS.

## 4.1 Description

The APB module is a bus component that provides an advanced microcontroller bus architecture (AMBA<sup>®</sup>) advanced peripheral bus (APB) fabric to interconnect between an APB Initiator and up to 15 APB targets. The targets may be AMBA 2 or AMBA 3 compatible. Unlike AMBA 2 APB targets, AMBA 3 APB targets provide ready and error signals.

The APB has the following key features:

- Supports up to 15 APB targets (seven external and eight internal).
- Supports Initiator data bus width of 32 bits
- Supports Initiator address bus width of 32 bits

For more information about this IP, see CoreAPB3 v4.2 Handbook in Libero Catalog.

## 4.2 Interface

This section describes the configuration parameters and interface ports of the APB module.

### 4.2.1 Configuration Parameters

The following table lists the parameters (Verilog) for configuring the RTL code of the core.

### Table 4-1. APB Configuration Parameters

Configurator Name	Parameter Name	Valid Values	Default	Description
APB Mirror I/F	APB_INITIATOR_0_MIRROR	0 or 1	1	APB External Interface option 0: APB Target Interface 1: APB Mirrored Initiator Interface
PLIC	PLIC_EN	0 or 1	1	0: Disables PLIC on target 0 1: Enables PLIC on target 0
UART	UART_EN	0 or 1	1	0: Disables UART on target 1 1: Enables UART on target 1
TIMER	SYS_TIMER_EN	0 or 1	1	0: Disables TIMER on target 2 1: Enables TIMER on target 2
Slot 3	APBSLOT3ENABLE	0 or 1	1	0: Disables target 3 1: Enables target 3
Slot 4	APBSLOT4ENABLE	0 or 1	1	0: Disables target 4 1: Enables target 4
SPI	SPI_EN	0 or 1	1	0: Disables SPI on target 5 1: Enables SPI on target 5

continued								
Configurator	Parameter	Valid	Default	Description				
Name	Name	Values						
GPIO	GPIO_EN	0 or 1	1	0: Disables GPIO on target 6				
				1: Enables GPIO on target 6				
uDMA	uDMA_EN	0 or 1	1	0: Disables uDMA on target 8				
				1: Enables uDMA on target 8				
Watchdog	WDT_EN	0 or 1	1	0: Disables Watchdog on target 9				
				1: Enables Watchdog on target 9				
I <sup>2</sup> C	I2C_EN	0 or 1	1	0: Disables I <sup>2</sup> C on target 10				
				1: Enables I <sup>2</sup> C on target 10				
Slot 11	APBSLOT11ENABLE	0 or 1	1	0: Disables target 11				
				1: Enables target 11				
Slot 12	APBSLOT12ENABLE	0 or 1	1	0: Disables target 12				
				1: Enables target 12				
Slot 13	APBSLOT13ENABLE	0 or 1	1	0: Disables target 13				
				1: Enables target 13				
Slot 14	APBSLOT14ENABLE	0 or 1	1	0: Disables target 14				
				1: Enables target 14				
Slot 15	APBSLOT15ENABLE	0 or 1	1	0: Disables target 15				
				1: Enables target 15				

The following figure shows the APB configuration window.

#### Figure 4-1. APB Configuration Window

🕄 General 🛛 🕄	Bootstrap	APB	🕄 uDMA	GPIO	PLIC SPI	Timer 🚺 UART
External APB Initiato APB Mirrored I						
External APB Targe	t					
Slot 3	Slot 4	Slot 11	Slot 12	Slot 13	Slot 14	Slot 15

## 4.2.2 I/O Signals

The following table lists the APB I/O signal description.

### Table 4-2. APB3 Ports

Port Name	Width	Direction	Description
PRESETN	1	Input	APB Reset, active-low asynchronous reset.
PCLK	1	Input	APB clock signal.
PSEL	1	Input	APB select from Initiator.

continu	continued						
Port Name	Width	Direction	Description				
PENABLE	1	Input	APB enable from Initiator.				
PWRITE	1	Input	APB write indication from Initiator.				
PADDR	32	Input	APB address bus from Initiator.				
PWDATA	32	Input	APB write data from Initiator. Depending on the data bus width configuration, it is possible that only the lower 8 or 16 bits of this bus are in use.				
PRDATA	32	Output	APB read data output to Initiator. Depending on the data bus width configuration, it's possible that only the lower 8 or 16 bits of this bus are in use.				
PREADY	1	Output	APB ready indication output to Initiator.				
PSLVERR	1	Output	APB target error indication to Initiator.				
PENABLES	1	Output	APB enable to all targets.				
PWRITES	1	Output	APB write indication to all targets.				
PADDRS	32	Output	APB address bus to all targets.				
PWDATAS	32	Output	APB write data to all targets.				
PSELS[n]	1	Output	APB select signal to targets (n = 3, 4, 11, 12, 13, 14, or 15).				
PRDATAS[n]	32	Input	APB read data from targets (n = 3, 4, 11, 12, 13, 14, or 15).				
PREADYS[n]	1	Input	APB ready signal from targets (n = 3, 4, 11, 12, 13, 14, or 15).				
PSLVERRS[ n]	1	Input	APB error indication signal from targets (n = 3, 4, 11, 12, 13, 14, or 15).				

## 4.3 Programming

This section describes the APB memory map.

### Memory Map

### Table 4-3. MIV\_ESS APB Address Allocation Map

Target Slot	28-bit Initiator Address	Resource
0	0x0000000 – 0x0FFFFF	PLIC
1	0x1000000 – 0x1FFFFF	UART
2	0x2000000 – 0x2FFFFF	Timer
3	0x3000000 – 0x3FFFFF	External Target 3
4	0x4000000 – 0x4FFFFF	External Target 4
5	0x5000000 – 0x5FFFFF	GPIO

continued							
Target Slot	28-bit Initiator Address	Resource					
6	0x6000000 – 0x6FFFFF	SPI					
7	0x7000000 – 0x7FFFFF	RESERVED					
8	0x8000000 – 0x8FFFFF	uDMA					
9	0x9000000 – 0x9FFFFF	Watchdog					
10	0xA000000 – 0xAFFFFF	l <sup>2</sup> C					
11	0xB000000 – 0xBFFFFF	External Target 11					
12	0xC000000 – 0xCFFFFF	External Target 12					
13	0xD000000 – 0xDFFFFF	External Target 13					
14	0xE000000 – 0xEFFFFF	External Target 14					
15	0xF000000 – 0xFFFFFF	External Target 15					

## 5. μDMA

This section provides information on the Micro Direct Memory Access (µDMA) module used in the MIV\_ESS core.

## 5.1 Description

The  $\mu$ DMA module allows peripherals with AHB interfaces to transfer data independent of the MIV\_RV32 processor. This includes the capability of a peripheral to write to the MIV\_RV32's internal TCM via the TAS (TCM APB Slave) interface. The term  $\mu$ DMA is used to describe a basic DMA engine/feature set.

The  $\mu$ DMA module provides an APB target interface for interfacing with MIV\_RV32, an AHB-Lite (AHBL) source (read) Initiator interface for reading from a source memory, an AHBL destination (write) Initiator interface for writing to a destination memory, and a TAS destination (write) Initiator interface for writing to the MIV\_RV32's TCM. The  $\mu$ DMA can operate in the following two possible transfer configurations.

- AHBL Read -> AHBL Write: In this configuration, the µDMA reads data from the source memory over an AHBL (Mirrored Main/Initiator) read interface and writes data to the destination memory over an AHBL (Mirrored Main/Initiator) write interface.
- AHBL Read -> TAS Write: In this configuration, the µDMA reads data from the source memory over an AHBL (Mirrored Main/Initiator) read interface and writes data to the destination memory over the TAS (Mirrored Main/ Initiator) write interface.

The CPU controls  $\mu$ DMA over the APB target interface. It prepares the  $\mu$ DMA for operation by writing a source start address, destination start address, and the block size of the transfer data to the respective  $\mu$ DMA configuration registers.

The CPU then enables the  $\mu$ DMA to begin a transfer without any additional intervention from the CPU. There is a configurable interrupt that allows the detection of errors and the completion of transfers. If this interrupt is configured to trigger at the end of a successful transfer, this can be detected by connecting the interrupt to an interrupt pin on the MIV\_RV32 core.

## 5.2 Interface

This section describes the configuration parameters and interface ports of the µDMA module.

#### **Configuration Parameters**

The µDMA has configurable parameters under two tabs in the MIV\_ESS, as shown in the following figure.

Under the **General > Peripherals**, select the  $\mu$ DMA (Enable) check box to enable the  $\mu$ DMA module in the MIV\_ESS core.

#### Figure 5-1. µDMA Enable

	Peripherals							
	uDMA: 🔽	GPIO:	12C: 🗆	PLIC:	SPI: 🗆	Timer:	UART:	Watchdog: 🗖
lf th	e µDMA is enable	ed, then it car	n be configu	red in the µD	MA tab.			

### Figure 5-2. uDMA Configuration

AHB-Lite Read Initiator Options
Read Port Mirrored I/F:
Write Options Write Port: TAS  Write Port Mirrored I/F:
Output Options
Busy Enable: 🔽 Interrupt Enable: 🔽

The following table lists the  $\mu\text{DMA}$  parameters.

#### Table 5-1. µDMA Parameters

Configurator Parameter	Parameter Name	Valid Values	Default Value	Description
uDMA (Enable)	uDMA_EN	0 or 1	1	If checked (1), enables the μDMA in MIV_ESS.
Read Port Mirrored I/F	READ_MIRROR	0 or 1	0	If checked (1), enables the Read Port mirror.
Write Port	WRITE_PORT	0 or 1	1	Allows you to specify AHBL (1) or TAS (0) as the Write Port.
Write Port Mirrored I/F	WRITE_MIRROR	0 or 1	0	If checked (1), enables the Write Port mirror.
Busy Enable	BUSY_SIGNAL	0 or 1	1	If checked (1), brings the busy signal to the top-level of the module.
Interrupt Enable	IRQ_EN_SIGNAL	0 or 1	1	If checked (1), enables and brings the $\mu$ DMA interrupt signal to the top-level of the module.

### Ports

The following table lists  $\mu DMA$  ports available on the MIV\_ESS.

# Table 5-2. µDMA Port Signals


Ports	Width	Direction	Description
uDMA_BUSY	1	Output	Indicates if the µDMA is busy transferring data, currently.
uDMA_IRQ	1	Output	Interrupt, which indicates that the data transfer is completed.
AHBL_READ_INITIATOR	32-bit address and data bus	Port contains both Input and Output	This AHBL Initiator Port facilitates reading data from peripherals that have an AHBL Target port.
AHBL_WRITE_INITIATOR	32-bit address and data bus	Port contains both Input and Output	This AHBL Initiator Port facilitates writing data to peripherals that have an AHBL Target port.

continued			
Ports	Width	Direction	Description
TAS_MUX_APB_M_TARGET	32-bit address and data bus	Port contains both Input and Output	This APB Initiator Port facilitates writing data to the TCM of the MIV_RV32 via the TAS port.


The  $\mu$ DMA is controlled over the APB target interface called APB\_TARGET, or APB\_mINITIATOR if APB Initiator mirroring is enabled in the MIV\_ESS GUI.

The µDMA inputs and outputs, as seen on the MIV\_ESS SmartDesign instance, for the AHBL Read to AHBL Write configuration is shown in the following figure.

#### Figure 5-3. AHBL Read to AHBL Write



The following figure shows the SmartDesign instance for the AHBL Read to TAS Write configuration. **Figure 5-4. AHBL Read to TAS Write** 




# 5.3 Programming


This section describes the programmer's model of the uDMA module.

#### How to use the µDMA

The software is required to set up a data transfer between two peripherals and handle the interrupt that can be asserted at the end of the transfer. The device driver is available from the GitHub page: <a href="https://github.com/Mi-V-Soft-RISC-V/platform">https://github.com/Mi-V-Soft-RISC-V/platform</a>.

When operating the  $\mu$ DMA in the AHBL Read to TAS Write configuration, the circuit must be connected to the MIV\_RV32, as shown in the following figure. The wire connecting uDMA\_IRQ to MIV\_RV32 interrupt pin is optional. The CPU\_ACCESS\_DISABLE and TAS\_ACCESS\_DISABLE are necessary control signals to halt the Hart of the MIV\_RV32 core and allow the TCM to be accessed via the TAS interface.





#### µDMA Memory Map

The  $\mu$ DMA module's register addresses are determined with respect to the MIV\_ESS base address. The MIV\_ESS base address [MIV\_ESS\_BASE] is configurable, see *Programming*. The  $\mu$ DMA module base address is [MIV\_ESS\_BASE + 0x800\_0000]. The address offset of each  $\mu$ DMA register is given in the following table.

Register address = MIV ESS BASE + 0x800 0000 + Register Address Offset

#### Table 5-3. µDMA Module Register Map

Register Name	Address Offset	Read/Write	Reset Value	Description
CONTROL	0x00_0000	R/W	0	Control Start/Reset Register
IRQ CONFIG	0x00_0004	R/W	0	Control IRQ configuration Register
STATUS	0x00_0008	R	0	Transfer STATUS Register
SOURCE ADDR	0x00_000C	R/W	0	Source Memory Start Address Register
DESTINATION ADDR	0x00_0010	R/W	0	Destination Memory Start Address Register
TRANSFER SIZE	0x00_0014	R/W	0	Data Transfer Size Register

Each register in the preceded table is described in the following tables.

#### **Control Register**

The Control Register determines when a µDMA transfer is started and reset.

#### Table 5-4. CONTROL

Bit Number	Name	R/W	Reset Value	Description
1	uDMA_reset	R/W	0	Reset Transfer. When set, the $\mu$ DMA transfer is reset.
0	uDMA_start	R/W	0	Start transfer. When set, the $\mu$ DMA transfer is started.

#### **Control IRQ Configuration Register**

The IRQ Configuration Register determines the behavior of the  $\mu$ DMA interrupt.

### Table 5-5. IRQ CONFIG

Bit Number	Name	R/W	Reset Value	Description
1	Reserved	R/W	0	Reserved
0	IRQ_cfg	R/W	0	Configures the $\mu$ DMA interrupt behaviour. When set, the IRQ is asserted when an error occurs during a $\mu$ DMA transfer or on the completion of a $\mu$ DMA transfer. When clear, the IRQ is only asserted when an error occurs during a $\mu$ DMA transfer.

#### Transfer STATUS Register

The Transfer STATUS Register contains two read-only bits, which indicate the status of the current µDMA transfer.

#### Table 5-6. STATUS

Bit Number	Name	R/W	Reset Value	Description
1	Error	R	0	When set, it indicates that the last $\mu\text{DMA}$ transfer caused an error.
0	Busy	R	0	When set, it indicates that a $\mu$ DMA transfer is in progress. When clear, indicates that a $\mu$ DMA transfer is completed, cancelled, or not yet started.

#### Source Memory Start Address Register

The SRC ADDR register specifies the start address of the source memory from where the µDMA will read the data to be copied to the destination memory.

#### Table 5-7. SOURCE ADDR

Bit Number	Name	R/W	Reset Value	Description
31:0	SOURCE ADDR	R/W	0	Source start address

#### Destination Memory Start Address Register

The DESTINATION ADDR register specifies the start address of the destination memory to which the data will be copied by the µDMA.

### Table 5-8. DESTINATION ADDR

Bit Number	Name	R/W	Reset Value	Description
31:0	DESTINATION ADDR	R/W	0	Destination start address

### Data Transfer Size Register

The Data Transfer Size Register specifies the number of 32-bit words to be transferred from source to destination memory.

### Table 5-9. TRANSFER SIZE

Bit Number	Name	R/W	Reset Value	Description
31:0	TRANSFER SIZE	R/W	0	Number of 32-bit words to transfer.

# 6. GPIO

This section provides information on the GPIO module used in the MIV\_ESS core.

# 6.1 Description

The general purpose inputs output (GPIO) module provides an APB register-based interface to up to 32 general purpose inputs and 32 general purpose outputs. The input logic contains a simple three-stage synchronization circuit, and the output is set synchronously. Each bit can be set to either fixed configuration or register-based configuration via top-level parameters, including input type, interrupt type/enable, and output enable.

The GPIO has the following key features:

- AMBA 2 APB support, forward compatibility with AMBA 3 APB
- 8-, 16-, or 32-bit APB data width
- 1 to 32 bits of I/O, for all APB-width configurations
- Fixed or configurable interrupt generation
  - Negative edge
  - Positive edge
  - Both edges
  - Level High
  - Level Low
- Parameter-configurable for single-interrupt signal or up to 32-bit-wide interrupt bus.
- Fixed or configurable I/O type (input, output, or both).
- Configurable output enable (internal or external implementation).

For more information about this IP, see CoreGPIO v3.2 Handbook in the Libero Catalog.

# 6.2 Interface

This section describes the configuration parameters and interface pots of the GPIO module.

### 6.2.1 Configuration Parameters

The following table lists the parameters (Verilog) for configuring the RTL code of the core.

#### Table 6-1. GPIO Parameters and Generics Descriptions

Configurator Parameter	Parameter Name	Valid Values	Default Value	Description
GPIO	GPIO_EN	0 or 1	1	GPIO Enable
				0: Disabled
				1: Enabled
APB Data Width	APB_WIDTH	8, 16, 32	32	APB data width
Number of I/Os	IO_NUM	1–32	32	Number of GPIOs
Output Enable	OE_TYPE	0 or 1	0	If 0, output buffering is implemented outside GPIO. The user is responsible for instantiating tri-state buffers outside of the core. If 1, output buffering (if enabled) is implemented inside the core. When GPIO_OE[i] is 0, GPIO_OUT is high impedance (Z).

continued							
Configurator Parameter	Parameter Name	Valid Values	Default Value	Description			
Fixed Config	FIXED_CONFI G_x	0 or 1	0	If 0, configuration for bit x (0-31) is set via APB-accessible register CONFIG_x (see the Register Map section). If 1, configuration for bit x (0-31) is set via IO_INT_TYPE_x and IO_TYPE_x.			
Interrupt Type	IO_INT_TYPE_ x	0-5	0	Interrupt types selected according to the following scheme: 0 – Level High 1 – Level Low 2 – Edge Positive 3 – Edge Negative 4 – Edge Both 7 – Disabled <b>Note:</b> Selecting one type will synthesize out logic for other types. For example, Level High will remove AND/OR gates for edge detect.			
І/О Туре	IO_TYPE_x	0-2	0	<ul><li>If 0, bit x is of type input-only. Output logic will be synthesized out.</li><li>If 1, bit x is of type output only. Input logic will be synthesized out.</li><li>If 2, bit x is of type input and output (both).</li></ul>			
Output on Reset	IO_VAL_x	0 or 1	0	Sets the output at reset for GPIO bit x.			
Single-bit interrupt port	INT_BUS	0 or 1	0	If 0, the GPIO_INT_OR output is fixed at 0 (unused). If 1, the GPIO_INT_OR output is set when any of the GPIO_INT signals are set (OR operation).			

The following figure shows the GPIO configuration window and cross-references to the corresponding top-level parameters.

Figure 6-1. GPIO Configuration Window
General     Bootstrap     APB     UDMA     GPIO     PLIC     SPI     Timer     UART
Global Configuration
APB Data Width: 32  Number of I/Os: 4
Single-bit interrupt port: Disabled 💌 Output enable: Internal 💌
I/O bit 0
Output on Reset: 0 💌 Fixed Config: 🗹 I/O Type: Both 💌 Interrupt Type: Disabled 💌
I/O bit 1
Output on Reset: 0 💌 Fixed Config: 🗹 I/O Type: Both 💌 Interrupt Type: Disabled
I/O bit 2
Output on Reset: 0 🔹 Fixed Config: 🗹 I/O Type: Both 💌 Interrupt Type: Disabled 💌
I/O bit 3
Output on Reset: 0 💌 Fixed Config: 🗹 I/O Type: Both 💌 Interrupt Type: Disabled 💌

# 6.2.2 I/O Signals

The following table lists the GPIO I/O signal description.

# Table 6-2. GPIO I/O Signal Description

Port Name	Width	Direction	Description	
APB Signals	,			
PCLK	1	Input	APB system clock – Reference clock for all internal logic.	
PRESETN	1	Input	APB active-low asynchronous reset	
GPIO Signals				
GPIO_IN	IO_NUM	Input	GPIO input	
GPIO_OUT	IO_NUM	Output	GPIO output	
GPIO_OE	IO_NUM	Output	GPIO output enable	
GPIO_INT	IO_NUM	Output	Interrupt mask; can be connected directly to processor.	
GPIO_INT_OR	1	Output	Bitwise OR version (single wire) of the interrupt mask values provided on INT[ (IO_NUM-1) : 0]	

# 6.3 Programming

# 6.3.1 Register Map

The following tables describe GPIO register map.

Table 6-3.	<b>GPIO Register</b>	Address	Map (APB	WIDTH = 8)
	Of the tragiotor	Addiooo		_••••••

PADDR[7:0]	R/W	Reset Value	Description
0x00-0x7C (0x00, 0x04, 0x08,, 0x7C)	R/W	0x00	8-bit configuration registers for all 32 bits; One register per bit.
0x80	W	0x00	Interrupt clear register 1 (bits 7:0)
0x84	W	0x00	Interrupt clear register 2 (bits 15:8)
0x88	W	0x00	Interrupt clear register 3 (bits 23:16)
0x8C	W	0x00	Interrupt clear register 4 (bits 31:24)
0x90	R	0x00	Input register 1 (bits 7:0)
0x94	R	0x00	Input register 2 (bits 15:8)
0x98	R	0x00	Input register 3 (bits 23:16)
0x9C	R	0x00	Input register 4 (bits 31:24)
0xA0	R/W	0x00	Output register 1 (bits 7:0)
0xA4	R/W	0x00	Output register 2 (bits 15:8)
0xA8	R/W	0x00	Output register 3 (bits 23:16)
0xAC	R/W	0x00	Output register 4 (bits 31:24)

# Notes:

1. Values shown in hexadecimal format; type designations: R = read-only; R/W = read/write.

2. Lower 2 bits of PADDR are unconnected inside GPIO.

### Table 6-4. GPIO Register Address Map (APB\_WIDTH = 16)

PADDR[7:0]	R/W	Reset Value	Brief Description
0x00-0x7C (0x00, 0x04, 0x08,, 0x7C)	R/W	0x00	8-bit configuration registers for all 32 bits; One register per bit.
0x80	W	0x00	Interrupt clear register 1 (bits 15:0)
0x84	W	0x00	Interrupt clear register 2 (1bits 31:16)
0x90	R	0x00	Input register 1 (bits 15:0)
0x94	R	0x00	Input register 2 (bits 31:16)
0xA0	R/W	0x00	Output register 1 (bits 15:0)

#### Notes:

- 1. Values shown in hexadecimal format; type designations: R = read-only; R/W = read/write.
- 2. Lower 2 bits of PADDR are unconnected inside GPIO.

#### Table 6-5. GPIO Register Address Map (APB\_WIDTH = 32)

PADDR[7:0]	R/W	Reset Value	Brief Description
0x00-0x7C		_	—
(0x00, 0x04, 0x08,, 0x7C)	R/W	0x00	(0x00, 0x04, 0x08,, 0x7C)
0x80	W	0x00	-
0x90	R	0x00	-
0xA0	R/W	0x00	—

### Notes:

- 1. Values shown in hexadecimal format; type designations: R = read-only; R/W = read/write.
- 2. Lower 2 bits of PADDR are unconnected inside GPIO.

### 6.3.2 Configuration Registers

GPIO has up to 32 8-bit configuration registers, depending on the IO\_NUM parameter. The following table lists operations of the GPIO Configuration register.

### Table 6-6. Per-bit Configuration Register

Bits	Name	Function
7:5	INTTYPE	Sets the interrupt type for this particular bit:
		000 – Level High
		001 – Level Low
		010 – Edge Positive
		011 – Edge Negative
		100 – Edge Both
		101 to 111 – Invalid
4	Reserved	UNUSED
3	INTENABLE	Interrupt enable for this particular bit
		1 – Enable interrupt generation
		0 – Disable interrupt generation
2	OUTBUFF	Sets the output enable for this particular bit, whether through the GPIO_OE signal or implemented internally (see parameter
		"OE_TYPE").
		1 – Enables output
		0 – Disables output
1	INREG	Input register enable
		1 – Enables input register for this particular bit
		0 – Disables input register for this particular bit

continued								
Bits	Name	Function						
0	OUTREG	Output register enable						
		1 – Enables output functionality for this particular bit						
		0 – Disables output functionality for this particular bit						

### 6.3.3 Interrupt Registers

These are per-bit interrupt clear registers. Writing a one to any bit clears the interrupt bit register of the corresponding GPIO bit.

- In 32-bit mode, all 32 interrupt bits are in a single 32-bit register located at address 0x80.
- In 16-bit mode, 32 interrupt bits are split into two 16-bit registers located at addresses 0x80 and 0x84.
- In 8-bit mode, 32 interrupt bits are split into four 8-bit registers located at addresses 0x80, 0x84, 0x88, and 0x8C.

# 6.3.4 Input Registers

These are read-only for input configured ports. Disabling a bit in this register with the CONFIG\_X[1] (INREG) bit forces the bit to 0 through a MUX, while storing the incoming current value in the register.

- In 32-bit mode, all 32 input bits are in a single 32-bit register located at address 0x90.
- In 16-bit mode, 32 input bits are split into two 16-bit registers located at addresses 0x90 and 0x94.
- In 8-bit mode, 32 input bits are split into four 8-bit registers located at addresses 0x90, 0x94, 0x98, and 0x9C.

### 6.3.5 Output Registers

The output registers are writeable/readable for output configured ports, and are logical "don't cares" for input configured ports. Disabling a bit in this register with the CONFIG\_X[0] (OUTREG) bit forces the bit to 0 through a MUX, while keeping the previously written value in the output register.

- In 32-bit mode, all 32 output bits are in a single 32-bit register located at address 0xA0.
- In 16-bit mode, 32 output bits are split into two 16-bit registers located at addresses 0xA0 and 0xA4.
- In 8-bit mode, 32 output bits are split into four 8-bit registers located at addresses 0xA0, 0xA4, 0xA8, and 0xAC.

# 7. l<sup>2</sup>C

This section provides information on the I<sup>2</sup>C module used in the MIV\_ESS core.

# 7.1 Description


The I<sup>2</sup>C module is an optional integral component of the MIV\_ESS core and is based on an open-source I<sup>2</sup>C core designed by Richard Herveille. The purpose of the I<sup>2</sup>C is to provide a minimal APB-driven I<sup>2</sup>C interface, supporting Initiator read and write accesses to peripheral I<sup>2</sup>C devices. The I<sup>2</sup>C module can also be configured by the Bootstrap controller to copy I<sup>2</sup>C boot memory to the TCM of the MIV\_RV32 soft processor.

The I<sup>2</sup>C module has the following features:

- AMBA APB 3.0 Target interface.
- Compatibility with the Phillips I<sup>2</sup>C bus standard.
- Bootstrap and peripheral I<sup>2</sup>C Initiator modes.
- Support for I<sup>2</sup>C "Normal" 100 kbps, "Fast" 400 kbps and "Fast-Plus" 1 Mbps transmission speeds.
- Support for 7-, 8-, 10-, and 18-bit addressed I<sup>2</sup>C devices.
- Interrupt driven and byte-by-byte data transfers.
- I<sup>2</sup>C (Repeated) Start/Stop signal generation/detection.
- Clock stretching and wait-state generation.
- Multi-Initiator operation.
- I<sup>2</sup>C bus busy detection.

A block diagram of the I<sup>2</sup>C module is provided in the following figure, illustrating the use of a MUX to control whether the I<sup>2</sup>C module is acting as a peripheral device to the MIV\_RV32 (Peripheral Mode) or configured to read data from I<sup>2</sup>C boot memory (Bootstrap Mode).





# 7.2 Interface

This section describes I<sup>2</sup>C configuration parameters and ports.

#### **Configuration Parameters**

The I<sup>2</sup>C module has configurable parameters under two tabs in MIV\_ESS, as shown in the following figure.

Under the General -> Peripherals tab, select the I<sup>2</sup>C check box to enable the I<sup>2</sup>C module in the MIV\_ESS.

#### Figure 7-2. I<sup>2</sup>C Peripheral Enable

Peripherals							
uDMA:	GPIO:	12C: 🔽	PLIC:	SPI:	Timer:	UART:	Watchdog: 🗖

If the I<sup>2</sup>C module is intended for use in the Peripheral mode, no further configuration in the MIV\_ESS GUI is required. However, if the I<sup>2</sup>C module is intended for use in conjunction with the Bootstrap, the I<sup>2</sup>C memory device used for booting purposes can be configured under the **Bootstrap** tab in the **I2C Device Configuration** section.

#### Figure 7-3. I2C Device Configuration

T2C	Device Configuration					
	Serve Comgaration					
	I2C Device Address:	0x50		Number of Address Bytes:	Two-Byte I2C Address	
	Source Start Address : Upper Byte (Hex):	0x0		Lower Byte (Hex):	0x0	
	I2C Clock Divisor:	99	0			

The following table describes each parameter in the I<sup>2</sup>C module.

#### Table 7-1. I<sup>2</sup>C Parameters

Configurator Parameter	Parameter Name	Valid Values	Default Value	Description
I2C Enable	I2C_EN	0 or 1	1	If this parameter is 1, the I <sup>2</sup> C module is enabled in the MIV_ESS.
I2C Device Address	I2C_SLV_ADDR	0x0 – 0xFF	0x50	The unique I <sup>2</sup> C device address to begin booting from.
Number of Address Bytes	I2C_MULTI_ADDR_BYTES	1 or 2	2	The number of bytes used to represent the I <sup>2</sup> C Address. 1: One-Byte 2: Two-Byte
Source Start Address: Upper Byte (Hex)	I2C_START_ADDR_UPPER	0x0 – 0xFFFF	0x0	The upper four hex digits of the address in the I <sup>2</sup> C device where reading/writing must begin.
Lower Byte (Hex)	I2C_START_ADDR_LOWER	0x0 – 0xFFFF	0x0	Specifies the lower four hex digits of the address in the I <sup>2</sup> C device where reading/writing must begin.
I2C Clock Divisor	I2C_CLK_DIVISOR	0 – 255	99	The Serial Clock (SCLK) prescaler is used to generate the SCLK frequency from the System Clock, see Prescaler Register Description.

#### Ports

The following table lists the ports available on the MIV\_ESS core directly pertaining to the I<sup>2</sup>C module.


### Table 7-2. I<sup>2</sup>C Port Signals


Ports	Width	Direction	Description
BOOTSTRAP_BYPASS	1	Input	<ul> <li>The I<sup>2</sup>C module mode select:</li> <li>When BOOTSTRAP_BYPASS = 0, on reset the I<sup>2</sup>C module enters Bootstrap mode.</li> <li>When BOOTSTRAP_BYPASS = 1, the I<sup>2</sup>C module is always in Peripheral mode.</li> </ul>
SCL_I	1	Input	I <sup>2</sup> C Clock Line Input
SCL_O	1	Output	I <sup>2</sup> C Clock Line Output
SCL_O_EN	1	Output	I <sup>2</sup> C Clock Line Output Enable
SDA_I	1	Input	I <sup>2</sup> C Data Line Input
SDA_O	1	Output	I <sup>2</sup> C Data Line Output
SDA_O_EN	1	Output	I <sup>2</sup> C Data Line Output Enable
I2C_IRQ	1	Output	I <sup>2</sup> C Interrupt


The I<sup>2</sup>C module is controlled over the APB target interface in the Peripheral mode, called APB\_TARGET, or APB\_mINITIATOR if APB Initiator mirroring is enabled in the MIV\_ESS GUI.

The I<sup>2</sup>C module's inputs and outputs, as seen in the MIV\_ESS SmartDesign instance, configured for Bootstrap mode and Peripheral mode, is shown in the following figure. The following figure also shows the SmartDesign instance for the configuration in which only the Peripheral mode is enabled.

### Figure 7-4. MIV\_ESS Instance for Bootstrap and Peripheral Mode







# 7.3 Programming


#### Software

The I<sup>2</sup>C Bootstrap operation (Bootstrap mode) is a hardware function that does not require any software. However, software is required to control the I<sup>2</sup>C module using the MIV\_RV32 (when in Peripheral mode). The device driver is available from the GitHub page linked here.

#### Hardware


The I<sup>2</sup>C module uses individual input, output and output enable signals for the I<sup>2</sup>C serial clock and data lines (SCL and SDA). In a hardware design, bidirectional buffers are required to pull these input, output and output enable signals into open-drain, bidirectional lines. These must be connected, as shown in the following figure:

## Figure 7-6. Bidirectional Buffers I<sup>2</sup>C Connections



The I<sup>2</sup>C interrupt (I2C\_IRQ), when enabled, is asserted when a byte read/write transfer has been completed or arbitration was lost. This interrupt is connected to an interrupt pin on the MIV\_RV32. The MIV\_ESS with I<sup>2</sup>C bidirectional buffer lines and connections to the MIV\_RV32 is shown in the following figure.

#### Figure 7-7. MIV\_ESS with I2C Bidirectional Buffer Lines and Connections to MIV\_RV32



#### I<sup>2</sup>C Module Memory Map

The I<sup>2</sup>C module's register addresses are determined with respect to the MIV\_ESS base address. The MIV\_ESS base address [MIV\_ESS\_BASE] is configurable, see section *Programming*. The I<sup>2</sup>C module base address is [MIV\_ESS\_BASE + 0xA00\_0000]. The address offset of each I<sup>2</sup>C register is given in the following table.

Register address = MIV\_ESS\_BASE + 0xA00\_0000 + Register Address Offset

#### Table 7-3. I<sup>2</sup>C Module Register Map

Register Name	Address Offset	R/W	Reset Value	Description
I2C_PRESCALER	0x00_0000	R/W	0xfff	Serial Clock Prescaler Register

continued						
Register	Address Offset	R/W	Reset	Description		
Name			Value			
I2C_CTR	0x00_0004	R/W	0	Control Register		
I2C_TXR	0x00_0008	R/W	0	Transmit Register		
I2C_RXR	0x00_000C	R	Х	Receive Register		
I2C_CR	0x00_0010	R/W	0	Command Register		
I2C_SR	0x00_0014	R	0	Status Register		

#### **Prescaler Register Description**

The Prescaler Register is used to set the frequency of the  $I^2C$  serial clock (SCLK) generated by the  $I^2C$  module. The prescaler value required to set a particular  $I^2C$  clock frequency can be calculated using the following formula.

$$prescaler = \frac{SystemClockFrequency(PCLK)}{5*(DesiredI2CClockFrequency)} - 1$$

For example, for a System Clock Frequency of 50 MHz and a Desired I<sup>2</sup>C Clock Frequency of 100 kHz:

$$prescaler = \frac{50MHz}{5*(100kHz)} - 1 = 99(dec)$$

For convenience, precalculated values for Normal, Fast, and Fast-Plus transmission speeds for a range of System Clock Frequencies are listed in the following table.

Table 7-4. I<sup>2</sup>C Prescaler Register Calculated Values

System Clock Frequency (MHz)	Normal Speed (100 kHz)	Fast Speed (400 kHz)	Fast-Plus Speed (1 MHz)
100	199	49	19
90	179	44	17
80	159	39	15
70	139	34	13
60	119	29	11
50	99	24	9
40	79	19	7
30	59	14	5
20	39	9	3
10	19	4	1

# Control Register Description Table 7-5. I<sup>2</sup>C Control Register (I2C\_CTR)

Bit Number	Bit Name	Reset Value	Description
7	core_en	0	<ul> <li>I<sup>2</sup>C Module Enable Bit.</li> <li>When set to 1, the I<sup>2</sup>C module is enabled.</li> <li>When set to 0, the I<sup>2</sup>C module is disabled.</li> <li>Default/Reset Value: 0</li> </ul>
6	ien	0	<ul> <li>I<sup>2</sup>C module Interrupt Enable Bit.</li> <li>When set to 1, the I<sup>2</sup>C module interrupt is enabled.</li> <li>When set to 0, the I<sup>2</sup>C module interrupt is disabled.</li> <li>Default/Reset Value: 0</li> </ul>
5:0	Reserved	0	Reserved

Additional operational information:

- The I<sup>2</sup>C module will only respond to new commands when the 'core\_en' bit is set.
- The 'core\_en' bit must only be cleared when there is no  $I^2C$  operation in progress.
- Before changing the 'ien' bit or the value in the Prescaler Register, the 'core\_en' bit must be set to 0.

#### Transmit Register Description

The following two tables describe the fields in the Transmit Register. This register has two interpretations depending on the operation being executed by the  $I^2C$  module.

While transmitting an  $I^2C$  control byte, the Transmit Register is interpreted as shown in the following table.

#### Table 7-6. I<sup>2</sup>C Transmit Register (I2C\_TXR) – Control

Bit Number	Bit Name	Reset Value	Description
7:1	I2C Target Address	0	The 7-bit hardware address of the I <sup>2</sup> C target device.
0	Direction	0	<ul><li>Indicates the direction of the transfer.</li><li>When set to 1, reading data from target device.</li><li>When set to 0, writing data to target device.</li></ul>

When transmitting an I<sup>2</sup>C data byte, the Transmit Register is interpreted as shown in the following table.

# Table 7-7. I<sup>2</sup>C Transmit Register (I2C\_TXR) – Data

Bit Number	Bit Name	Reset Value	Description
7:0	Transmit Data	0	The data byte to be transmitted to the I <sup>2</sup> C target device.

#### **Receive Register Description**

The following table describes the field in the Receive Register.

# Table 7-8. I<sup>2</sup>C Receive Register (I2C\_RXR)

Bit Number	Bit Name	Reset Value	Description
7:0	Receive Data	Х	The last byte received from the I <sup>2</sup> C target device.

### Command Register Description

The following table describes the field in the Command Register.

Bit Number	Bit Name	Reset Value	Description			
7	STA 0		Generate I <sup>2</sup> C (Repeated) Start Condition.			
			When set to 1, the I <sup>2</sup> C Module will transmit a (repeated) start condition with the next write transmission.			
6	STO	0	Generate I <sup>2</sup> C Stop Condition.			
			When set to 1, the I <sup>2</sup> C Module will transmit a Stop condition.			
5	RD	0	Receive data from target device.			
			When set to 1, the I $^2$ C Module will receive a data byte from the target device.			
4	WR	0	Transmit data to target device.			
			When set to 1, the I <sup>2</sup> C Module will transmit a data byte to the target device.			
3	ACK	0	Read Mode Acknowledge.			
			<ul> <li>When set to 0, the I<sup>2</sup>C Module will transmit an ACK to the target after receiving the next data byte.</li> </ul>			
			• When set to 1, the I <sup>2</sup> C Module will transmit a NACK to the target after receiving the next data byte.			
2:1	Reserved	0	Reserved			
0	IACK	0	Interrupt Acknowledge.			
			• When set to 1, the I <sup>2</sup> C Module interrupt flag will be cleared.			
			<ul> <li>When set to 0, the I<sup>2</sup>C Module will be able to transmit a new interrupt request.</li> </ul>			

Additional operational Information:

- Setting the 'STA' bit does not instantly transmit a start condition. After setting the 'STA' bit, the I<sup>2</sup>C start condition will not be transmitted until the next I<sup>2</sup>C write operation (that is, when the 'WR' bit is set).
- Setting the 'ACK' bit does not instantly transmit an ACK/NACK. After setting the 'ACK' bit, the ACK/NACK will
  not be transmitted until the next I<sup>2</sup>C read operation (that is, when the RD bit is set).
- When an interrupt is claimed by the processor, the 'IACK' bit must be toggled (set to '1', then set to '0') as the 'IACK' but must be set back to '0' after the interrupt is claimed to allow for another interrupt to be generated.
- All bits in the command register are cleared automatically on the completion of an  $I^2C$  operation.

#### Status Register Description

The following table describes the fields in the Status Register.

Bit Number	Bit Name	Reset Value	Description
7	Received Acknowledgment	0	<ul> <li>Acknowledge received ACK from the addressed target.</li> <li>1: indicates a NACK was received from target.</li> <li>0: indicates an ACK was received from target.</li> </ul>
6	Busy	0	<ul> <li>I<sup>2</sup>C Bus Busy.</li> <li>Set to 1 after a START condition is detected on the I2C bus.</li> <li>Set to 0 after a STOP condition is detected on the I2C bus.</li> </ul>
5	Arbitration Lost	0	<ul> <li>I<sup>2</sup>C Bus Arbitration Lost. Arbitration is lost (and this bit is set to 1) when:</li> <li>A Stop condition is detected, but not requested by the I<sup>2</sup>C module.</li> <li>The I<sup>2</sup>C module drives the SDA line HIGH, but another I<sup>2</sup>C device is driving the SDA line LOW.</li> </ul>
4:2	Reserved	0	Reserved.
1	Transfer in Progress	0	<ul> <li>Transfer in Progress.</li> <li>1: when the I<sup>2</sup>C module is currently performing a read/write transmission.</li> <li>0: when the I<sup>2</sup>C module has completed a read/write transmission.</li> </ul>
0	Interrupt Flag	0	<ul> <li>Interrupt Flag. The interrupt flag is set when: <ul> <li>A byte read/write transfer is completed.</li> <li>Arbitration was lost.</li> </ul> </li> <li>When the interrupt flag is set, the I2C_IRQ will be asserted if the Interrupt Enable bit in the Control Register has also been set. The processor must toggle the IACK bit in the Command Register to claim the interrupt.</li> </ul>

# Table 7-10. I<sup>2</sup>C Status Register (I2C\_SR)

# 8. PLIC

This section provides information on the Platform Level Interrupt Controller (PLIC) module used in the MIV\_ESS core.

# 8.1 Description

The PLIC multiplexes multiple external interrupt signals into a single interrupt signal that can be connected to an external interrupt input pin of a processor.

The PLIC has the following four main blocks:

- 1. PLIC Gateway: The PLIC gateway is used to capture the interrupt before it is registered by the interrupt pending register. The PLIC gateway is asserted until the interrupt is cleared by a write to the claim complete register or by a system reset. Each of the interrupts enabled in the PLIC has its own gateway, which is connected to the interrupt pending register.
- 2. Interrupt Enable: When written to this register, it can enable or disable a specific interrupt. For example, if there are six PLIC interrupts in the design but only interrupt 1 and 3 are enabled, then these are the only interrupt that must be serviced.
- 3. Interrupt Pending: When the PLIC gateway asserts, the value is captured in the pending register until the interrupt is cleared or the system is reset.
- 4. Interrupt Claim Complete: It is responsible for generating the single external interrupt when a valid interrupt has occurred. A valid interrupt is when the interrupt is enabled and there is a pending interrupt. The PLIC identification is generated. The ID is read by the firmware and the correct interrupt handler is selected from the ID. When the register is written to it clears the PLIC gateway and interrupt pending.

When an interrupt occurs on an enabled interrupt, the PLIC gateway captures the interrupt and asserts the corresponding interrupt pending bit. Once the enable bit and the pending bit are asserted, then the PLIC\_IRQ signal asserts until the interrupt is claimed by the software interrupt handler, or the system is reset.

When multiple interrupts assert, then the lowest interrupt number will be serviced first. For example, if interrupt 1 and 6 assert at the same time, interrupt 1 will be serviced first, followed by interrupt 6.

# 8.2 Interface

The following table lists the two PLIC parameters in the MIV\_ESS.

#### Table 8-1. PLIC Parameters

Configurator Parameter	Parameter Name	Valid Values	Default Value	Description
Available Interrupt when PLIC Enabled	NUM_OF_INTS	1 - 31	8	The number of interrupts available in the design.
PLIC Enable	PLIC_EN	0 or 1	0	Enables or disables the PLIC interrupts in the design.

To enable the PLIC, the PLIC Enable parameter must be set in the **General** tab of the MIV\_ESS configurator.

#### Figure 8-1. PLIC Enable

PERIPHERALS		
uDMA Enable 🔽	PLIC Enable 🔽	GPIO Enable 🔽

When the PLIC is enabled, the number of interrupts can be set in the **PLIC** tab of **MIV\_ESS Configurator**  $\rightarrow$  **Available Interrupts**, when PLIC is enabled. This allows you to select between 1 and 31 source interrupts.

Figure 8-2. PLIC Interrupts - Valid

PLIC Options-

Available Interrupts when PLIC Enabled 6

Note: A warning message is displayed, if the value is beyond the specified range.

Figure 8-3. PLIC Interrupts - Invalid

PLIC Options	
Available Interrupts when PLIC Enabled 42	
	The value must be within [1, 31] range.

The following table lists the ports available in MIV\_ESS for the PLIC:


### Table 8-2. PLIC Port Signals

Ports	Width	Direction	Description
PLIC_SCR_IRQ	NUM_OF_INTS:0	Input	Interrupt sources are active-high.
PLIC_IRQ	1	Output	PLIC interrupt, which connects to the external interrupt of a processor.

# 8.3 Programming

Software is required to enable, disable, and handle an asserted interrupt. This is available from https://github.com/ Mi-V-Soft-RISC-V/platform. The following figure shows how the PLIC\_IRQ signal is connected to the MIV\_RV32 processor's external interrupt signal (EXT\_IRQ).

## Figure 8-4. PLIC Connection Diagram



The PLICs register addresses are determined with respect to the MIV\_ESS base address. The MIV\_ESS base address (MIV\_ESS\_BASE) is configurable. The PLICs base address is MIV\_ESS\_BASE + 0x0000000. The address offset of each register is as follows.

Register address = MIV\_ESS\_BASE + 0x000\_0000 + Register Address Offset.

#### Table 8-3. PLIC Registers

Register	Address Offset	Reset Value	R/W	Description
Interrupt Pending	0x1000	0	R	Interrupt Pending Register

continued				
Register	Address Offset	Reset Value	R/W	Description
Interrupt Enable	0x2000	0	R/W	Interrupt Enable Register
Interrupt Claim Complete	0x20_0004	0	R/W	Interrupt Claim Complete Register

#### Interrupt Pending Register

The following table lists the interrupt pending status of each of the interrupt sources.

#### Table 8-4. Interrupt Pending Register

Bit Number	Bit Name	Reset Value	R/W	Description
0	Interrupt_pending 0	0	R	Reserved
1	Interrupt_pending 1	0	R	Interrupt Pending register for source interrupt 1.
31	Interrupt_pending 31	0	R	Interrupt Pending register for source interrupt 31.

#### Interrupt Enable Register

The Interrupt Enable register allows enabling each of the global interrupts corresponding to the bit in the register.

#### Table 8-5. Interrupt Enable Register

Bit Number	Bit Name	Reset Value	R/W	Description
0	Interrupt_enable 0	0	R/W	Reserved
1	Interrupt_enable 1	0	R/W	Interrupt Enable register for source interrupt 1.
31	Interrupt_enable 31	0	R/W	Interrupt Enable register for source interrupt 31.

#### Interrupt Claim/Complete Register

The register generates the interrupt source ID of each interrupt. It also sends the interrupt completion message to the associated gateway, which then clears the interrupt on the gateway and on the pending register.

#### Table 8-6. Interrupt Claim/Complete Register

Bit Number	Bit Name	Reset Value	R/W	Description
0	Interrupt_claim_complete 0	0	R/W	Reserved
1	Interrupt_claim_complete 1	0	R/W	Interrupt Claim Complete register for source interrupt 1.
31	Interrupt_claim_complete 31	0	R/W	Interrupt Claim Complete register for source interrupt 31.

# 9. SPI

This section provides information on the Serial Peripheral Interface (SPI) module used in the MIV\_ESS core.

# 9.1 Description

The SPI is a controller core designed for synchronous serial communication using a Motorola, TI, or NSC mode of operations. The core is parameterized to allow user specification of the Operating mode, FIFO depth, and frame width. Operation is fully synchronous and operates on the system clock, as well as the external SPI clock for the Target mode.

The SPI consists of an APB interface designed to connect to an APB bus. Its registers, including transmit and receive FIFOs can be accessed by an APB Initiator.

The SPI controller has the following key features:

- SPI clock rate is configurable through parameter:
  - From PCLK/512 to PCLK/2 in two steps
  - Maximum data-rate of PCLK/2 in Initiator mode and PCLK/8 in Target mode.
- SPI protocol is configurable:
  - Initiator and target operation
  - As an initiator, supports up to eight target devices
  - Motorola SPI support
  - TI SPI support
  - NSC SPI support
  - Target select behavior configurable during IDLE cycles
  - Supports broadcast operation
  - Configurable frame size (4 to 32 bits)
- FIFO:
  - Width set to frame size for optimal core size
  - Depth configurable through the parameter
- Interrupt generation:
  - Receive/transmit data interrupts
  - FIFO overflow and under run
  - Command transmitted interrupt
- APB3 compliant

For more information about this IP, see CoreSPI v5.2 Handbook in the Libero Catalog.

# 9.2 Interface

### 9.2.1 Configuration Parameters

The following table lists the parameters (Verilog) for configuring the RTL code of the core.

#### Table 9-1. SPI Parameters

Configurator Name	Parameter Name	Value Values	Default Value	Description
SPI	SPI_EN	0 or 1	1	SPI Enable
				0: Disabled
				1: Enabled

continued				
Configurator Name	Parameter Name	Value Values	Default Value	Description
APB Data Width	APB_DWIDTH	8, 16, 32	8	APB data width can be 8, 16, or 32 bits.
				Operation in NSC mode is only possible with an APB data width of 32.
Frame Size (4-32)	CFG_FRAME_SI ZE	4 to 32	4	SPI frame size, in bits.
	ZE			For Motorola and TI modes, this is the actual required frame size. For NSC mode, this is set to 9 + the required data frame size.
FIFO Depth (1-32)	CFG_FIFO_DEP TH	1 to 32	4	Number of frames that can be stored in the FIFO at any given time (both TX and RX FIFOs).
Clock Rate (0-255)	CFG_CLK	0 to 255	7	Clock rate parameter, which determines the generated SPI Initiator clock by: SPICLK = PCLK/(2*(CFG_CLK+1))
Mode	CFG_MODE	0 – 2	0	Determines Operating mode:
				0: Motorola mode
				1: TI mode
				2: NSC mode
Mode	CFG_MOT_MOD E	0 – 3	0	Motorola mode selection:
				0: Mode 0 1: Mode 1
				2: Mode 2
				3: Mode 3
Keep SSEL active	CFG_MOT_SSEL	0 – 1	0	Target select active between back-to-back transfers in Motorola mode.
				0: Target select behavior varies depending on the Motorola mode selected.
				1: Active – Remains active between back-to-back transfers.
Transfer Mode	CFG_TI_NSC_C USTOM	0 – 1	0	Enable custom transfer configuration in TI/NSC mode.
				0: Normal transfer
				1: Custom transfer
Free running clock	CFG_TI_NSC_F RC	0 – 1	0	Free running clock in TI/NSC mode.
				0: Clock in-active between transfers 1: Clock remains active
Jumbo frames	CFG_TI_JMB_FR AMES	0-1	0	Concatenate frames in a TI mode back-to-back transfer:
				0: Standard TI transfers
				1: Jumbo frame transfers

continued				
Configurator Name	Parameter Name	Value Values	Default Value	Description
NSC Specific	CFG_NSC_OPE	0 -2	0	NSC specific transfer settings:
Configuration	RATION			0: Standard NSC transfers
				1: Idle cycles inserted between frames in back-to- back transfers.
				2: Large response frames. Response frames stored in TX_FIFO are concatenated to form a single large response frame.

The following figure shows the **SPI** Configuration tab.

# Figure 9-1. SPI Configuration Window

General     APB     Bootstrap     SPI     UART     UMA     PLIC     GPIO     SystemTimer
APB Data Width: © 8 © 16 © 32
SPI Configuration
Mode:   Motorola Mode  TI Mode  NSC Mode
Frame Size (4-32): 8
FIFO Depth (1-32): 32
Clock Rate (0-255): 33
Motorola Configuration
Mode:  Mode 0  Mode 1  Mode 2  Mode 3
Keep SSEL active
TI/NSC Configuration
Transfer Mode:       O Normal       Custom
Free running clock
Jumbo frames
NSC Specific Configuration Standard

# 9.2.2 I/O Signals

The following table lists the SPI I/O signals.

# Table 9-2. SPI I/O Signal Descriptions

Name	Direction	Description		
PCLK	Input	APB System Clock – Reference clock for all internal logic.		
PRESETN	Input	APB active-low asynchronous reset.		

continued						
Name	Direction	Description				
SPIINT	Output	Interrupt pending: This active-high output signal is the interrupt output signal from SPI. It can be programmed to become active on certain events to inform the CPU that such an event has occurred. The CPU can then take appropriate action.				

# 9.3 Programming

This section describes SPI registers.

# 9.3.1 Register Summary

The following tables list the values in hexadecimal format; type designations: R = read-only; W = write-only; R/W = read/write.

Table 9-3. SPI Internal	Register Address Map
-------------------------	----------------------

Register Name	Address Offset	R/W	Width	Reset Value	Description
CONTROL	0x00	R/W	8	0x00	Control Register 1
INTCLEAR	0x04	W	8	0x00	Interrupt Clear Register
RXDATA	0x08	R	32	0x00	Receive Data Register Reading from this register reads one frame from the RX FIFO.
TXDATA	0x0C	W	32	0x00	Transmit Data Register Writing to this register writes one frame to the TX FIFO.
INTMASK	0x10	R	8	0x00	Masked interrupt status These bits indicate the masked interrupt status by ANDing the interrupt enables in the CONTROL and CONTROL2 registers with the raw interrupt register. When any of these bits are set, the interrupt output will be active. Bits are cleared by writing to the Interrupt clear register.
INTRAW	0x14	R	8	0x00	Raw interrupt status
CONTROL2	0x18	R/W	8	0x80	Control Register 2
COMMAND	0x1C	W	8	0x00	Command Register
STAT	0x20	R	8	0x00	Status Register

continued	continued							
Register Name	Address	R/W	Width	Reset Value	Description			
	Offset							
SSEL	0x24	R/W	8	0x44	Target Select Register			
					Specifies the targets selected			
					Default 0 (nothing selected). Write 1 to each bit to select one or more targets.			
					Target select output pin is active Low.			
					In TI mode, the target select outputs are inverted to become active High.			
TXDATA_LAST	0x28	W	32	0x00	Transmit Data Register			
					Writing to this register writes one frame to the TX FIFO.			
					Also indicates to SPI that this is the last frame in this packet before SSEL is supposed to go inactive, effectively allowing for the specification of the number of transmitted frames.			
CLK_DIV	0x2C	R/W	8	CFG_CLK	Clock rate register. Writing to this register will update clock division factor of SPI generated clock (SPICLKO) in the Initiator mode.			

# 9.3.2 Control Register 1

The following tables list the Control register 1 and bit definitions.

# Table 9-4. Control Register 1

PADDR[5:0]	Register Name	R/W	Width	Reset Value	Description
0x00	CONTROL	R/W	8	0x00	Control Register 1

Table 9-5. Control Register 1 Bit Definition

Bits	Name	R/W	Description	
7	OENOFF	R/W	0: SPI output enable active as required	
			1: The core will not assert the SPI output enable. This allows multiple targets to be connected to a single Initiator sharing a single target select and software protocol implemented that can enable the targets transmit data when a certain broadcast address SPI command is received.	

c	continued				
Bits	Name	R/W	Description		
6	FRAMEURUN	R/W	W 0: Under runs are generated whenever a read is attempted from an empty transmit FIFO		
			1: Under run condition will be ignored for the complete frame if the first data frame read resulted in a potential overflow, that is, the target was no ready to transmit any data. If the first data frame is read from the FIFO and transmitted then an under run will be generated if the FIFO becomes empty for any of the remaining packet frames, that is, while SSEL is active.		
			Initiator operation will never create a transmit FIFO under run condition.		
5	INTTXURUN	R/W	Interrupt on transmit under run		
			0: Interrupt disabled		
			1: Interrupt enabled.		
4	INTRXOVFLOW	R/W	Interrupt on receive overflow		
			0: Interrupt disabled		
			1: Interrupt enabled.		
3	INTTXDONE	R/W	Interrupt on transmit data of data which has been placed in TX FIFO through the TXDATA_LAST register.		
			0: Interrupt disabled		
			1: Interrupt enabled.		
2	—	_	Reserved		
1	INITIATOR	R/W	0: Run SPI in Target mode		
			1: Run SPI in Initiator mode		
0	ENABLE	R/W	0: Core does not respond to external signals until this bit is enabled. SPISCLKO driven to zero and SPIOEN, SPISS (target select) driven inactive.		
			1: Core is active		

# 9.3.3 Interrupt Clear Register

The following tables list the Interrupt Clear Register and bit definitions.

# Table 9-6. Interrupt Clear Register

PADDR[5:0]	Register Name	R/W	Width	Reset Value	Description
0x04	INTCLEAR	W	8	0x00	Interrupt Clear Register

#### Table 9-7. Interrupt Clear Register Bit Definition

Bits	Name	R/W	Description		
7	TXRFM	W	Writing 1 clears the TXRFM interrupt.		
6	DATA_RX	W	Writing 1 clears the DATA_RX interrupt.		
5	SSEND	W	Writing 1 clears the SSEND interrupt.		

continued					
Bits	Name	R/W	Description		
4	CMDINT	W	Writing 1 clears the CMDINT interrupt.		
3	TXUNDERRUN	W	Writing 1 clears the TXUNDERRUN interrupt.		
2	RXOVERFLOW	W	Writing 1 clears the RXOVERFLOW interrupt.		
1		_	Reserved		
0	TXDONE	W	Writing 1 clears the TXDONE interrupt.		

### 9.3.4 RX Data Register

The following tables list the Rx and Tx Data Registers.

# Table 9-8. RX Data Register

PADDR[5:0]	Register Name	R/W	Width	Reset Value	Description
0x08	RXDATA	R	32	0x00	Receive Data Register
					Reading from this register reads one frame from the RX FIFO.

#### Table 9-9. TX Data Register

PADDR[5:0]	Register Name	R/W	Width	Reset Value	Description
0x0C	TXDATA	W	32	0x00	Transmit Data Register
					Writing to this register writes one frame to the TX FIFO.

# 9.3.5 Interrupt Masked Register

The following table lists the Interrupt Masked Register.

#### Table 9-10. Interrupt Masked Register

PADDR[5:0]	Register Name	R/W	Width	Reset Value	Description
0x10	INTMASK	R	8	0x00	Masked interrupt status
					These bits indicate the masked interrupt status by ANDING the interrupt enables in the CONTROL registers with the raw interrupt register.
					When any of these bits are set, the INTERRUPT output will be Active.
					The bits are cleared by writing to the Interrupt clear register.

# 9.3.6 Interrupt Raw Register

The following tables list Interrupt Raw Register and bit definitions.

### Table 9-11. Interrupt Raw Register

PADDR[5:0]	Register Name	R/W	Width	Reset Value	Description
0x14	INTRAW	R	8	0x80	Raw interrupt status

#### Table 9-12. Interrupt Raw Register Bit Definition<sup>1</sup>

Bits	Name	R/W	Description
7	TXRFM	R	Indicates that there is at least one frame free in the transmit FIFO for writing.
6	DATA_RX	R	Indicates that at least one byte is received. Check the RXEMPTY bit in the Status Register to determine if there is more Rx data available in the Rx FIFO. Writing a 1 to the corresponding bit in the Interrupt Clear register clears this bit, provided that the RX FIFO is empty.
5	SSEND	R	Indicates that SSEL is Inactive.
4	CMDINT	R	Indicates that the number of frames set by the CMDSIZE register are received as a single packet of frames (SSEL held active).
3	TXUNDERRUN	R	Indicates that in Target mode that the data was not available when required in the transmit FIFO.
2	RXOVERFLOW	R	Indicates that in Initiator and Target mode, the receive FIFO is overflowed.
1	-	_	Reserved
0	TXDONE	R	Indicates that all frames, including last frame (see Aliased TX Data Register), are transmitted.

1. Writing a 1 to the corresponding bit in the Interrupt Clear register clears the associated Interrupt Raw register bit, provided that the hardware condition that triggered the interrupt in the first instance is resolved.

### 9.3.7 Control Register 2

The following tables list the Control register 2 and bit definitions.

### Table 9-13. Control Register 2

PADDR[5:0]	Register Name	R/W	Width	Reset Value	Description
0x18	CONTROL2	R/W	8	0x00	Control Register 2

#### Table 9-14. Control Register 2 Bit Definition

Bits	Name	R/W	Description
7	INTEN_TXRFM	R/W	0: No effect 1: Enables the interrupt when there is room in the Tx FIFO.
6	INTEN_DATA_RX	R/W	<ul><li>0: No effect</li><li>1: Enables the interrupt when at least one byte is received.</li></ul>
5	INTEN_SSEND	R/W	0: No effect 1: Enables the interrupt as SSEL goes High. SPI Initiator and target modes.

continued					
Bits	Name	R/W	Description		
4	INTEN_CMD	R/W	0: No effect		
			1: Enables Interrupt after the number of frames set by CMDSIZE (above) is received as a single packet of frames (SSEL held active).		
3	—	R/W	Reserved		
2:0	CMDSIZE	R/W	Number of frames sent before interrupt is generated when INTEN_CMD is set (see above).		

### 9.3.8 Command Register

The following tables list the Command Register and bit definitions.

#### Table 9-15. Command Register

PADDR[5:0]	Register Name	R/W	Width	Reset Value	Description
0x1C	COMMAND	W	8	0x00	Command Register (write-only)

## Table 9-16. Command Register Bit Definition

Bits	Name	R/W	Description
7:2	-	—	Reserved
1	TXFIFORST	W	Writing 1 will reset the TX FIFO. This bit always reads as zero.
0	RXFIFORST	W	Writing 1 will reset the RX FIFO. This bit always reads as zero.

# 9.3.9 Status Register

The following tables list the Status Register and bit definitions.

PADDR[5:0]	Register Name	R/W	Width	Reset Value	Description
0x20	STAT	R	8	0x44	Status Register (read-only)

#### Table 9-17. Status Register Bit Definition<sup>1</sup>

Bits	Name	R/W	Description
7	ACTIVE	R	Core is still transmitting data.
6	SSEL	R	Current state of SSEL.
5	TXUNDERRUN	R	Transmit FIFO under flowed.
4	RXOVFLOW	R	Receive FIFO overflowed.
3	TXFULL	R	Transmit FIFO is full, that is, no space for more data.
2	RXEMPTY	R	Receive FIFO is empty, that is, no data available to read.
1	DONE	_	No of requested frames have been transmitted and received.

continued			
Bits	Name	R/W	Description
0	FIRSTFRAME	R	Next frame in Receive FIFO was first received after SSEL went active (Command Frame).

# 9.3.10 Target Select Register

The following table lists the Target Select Register.

PADDR[5:0]	Register Name	R/W	Width	Reset Value	Description
0x24	SSEL	R/W	8	0x00	Target Select Register
					Specifies the targets selected.
					Default 0 (nothing selected). Write 1 to each bit to select one or more targets.
					Target select outputs are active-low in Motorola and NSC modes.
					In TI mode, the target select outputs are inverted to become active High.
					For example, to select Target 0 and Target 5, write the value 0x00100001 to this register.

# 9.3.11 Aliased TX Data Register

The following table lists the Aliased TX Data Register.

PADDR[5:0]	Register Name	R/W	Width	Reset Value	Description
0x28	TXDATA_LAST	W	32	0x00	Transmit Data Register
					Writing to this register writes one frame to the TX FIFO.
					Also indicates to SPI that this is the last frame in this packet before SSEL is supposed to go inactive, effectively allowing for the specification of the number of transmitted frames.

PADDR[5:0]	Register Name	R/W	Width	Reset Value	Description
0x2C	CLK_DIV	R/W	8	CFG_CLK	Clock rate register.
					Writing to this register will update clock division factor of SPI generated clock (SPICLKO) in the Initiator mode.
					Clock rate of generated SPI Initiator clock is determined by the formula:SPICLK = PCLK / (2 * (CLK_DIV + 1))
					The register value overrides the parameter value (CFG_CLK) set in the core configuration window.
					At the power ON, the CLK_DIV register will have the value of configurable parameter CFG_CLK and this value will be used to determine the clock rate of the generated SPI Initiator clock.
					Whenever the CLK_DIV register is updated, the new value is used to determine the clock rate of the generated SPI Initiator clock.
					<b>Note:</b> It is recommended that the user updates this register when the core is not performing any SPI transactions.


# 10. TIMER

This section provides information on the Timer module used in the MIV\_ESS core.

# 10.1 Description

Timer with 64-bit resolution, which can be used as a system machine timer or as a general timer resource.

## Figure 10-1. Timer – Top-Level Diagram



### 10.1.1 Features


The following features are implemented in the Timer module:

- An APB interface for accessing the timer count (MTIME) register, the timer compare (MTIMECMP) register, and the configuration registers.
- A 64-bit Timer register 'MTIME'.
- A 64-bit Timer Compare register 'MTIMECMP'.
- A 16-bit Prescaler that divides the input clock source by a predefined integer value to derive an MTIME timebase.
- A Timer interrupt signal (TIMER\_IRQ), if enabled, generates an interrupt when the count register (MTIME) exceeds the value found in the Timer Compare register (MTIMECMP).
- Two input clock options are available:
  - External Real Time Clock (RTC) source.
  - The System Clock (PCLK) source.

### 10.1.2 RTC CDC – Clock Domain Crossing

Only the Real-Time Clock (RTC) source clock uses the Clock Domain Crossing (CDC) feature. The CDC is used to synchronize the RTC with the system clock. Therefore, no timing errors are created due to two separate clock domains for the interrupt generation. The clock pulses are synchronized using two flip-flops. These two flip-flops create an area for any metastability that might occur while synchronizing the RTC. The following figure shows the flip-flop synchronization.


Figure 10-2. Timer - CDC Block



The source RTC\_CLK is flopped twice before it is used by destination logic. The two flip-flops aid in correct sampling of the signal without Metastable States. The source RTC\_CLK must run at strictly less than half the rate of the System Clock (PCLK).

# 10.1.3 Block Diagram

The following figure shows timer's block diagram with a brief description.



# Figure 10-3. Timer Block Diagram

#### **CDC and Clock Sel**

The CDC block takes the input RTC and performs Clock Domain Crossing on it to bring it into the system clock domain. The new post CDC RTC is fed into the Clock Sel block. Depending on user configuration, the RTC or system clock are either used as the target clock for timing intervals in the system.

### Prescaler

The Prescaler component is used to divide the selected clock source by a defined integer value, which is then fed to the input of the MTIME counter register. The Prescaler has Read Only access over the APB I/F.

#### **MTIME Register**

The MTIME register contains the 64-bit value of the timer count. The count increments by 1 every time the Prescaler ticks (reaches the end of its own count). The MTIME register also outputs an MTIME COUNT OUT[63:0] signal that contains the current value of the timer count. The register has Read/Write access over the APB I/F.

#### MTIMECMP

MTIMECMP is the 64-bit timer compare register, it pre-sets the threshold which needs to be reached by the MTIME register. When the MTIME register value is greater than or equal to the value found in register MTIMECMP, a timer interrupt signal (TIMER IRQ) is generated. The register has Read/Write access over the APB I/F.

#### TIMER IRQ

The TIMER IRQ is the timer generated interrupt signal output from the Timer module and appears as an output on MIV ESS. The signal can be fed directly into the MIV RV32's TMR IRQ input if the soft-processor's internal MTIMER module has been internally disabled. Alternatively, it can be connected to the MIV RV32 processor core as a regular external interrupt.

The TIMER IRQ is asserted High only if the value of MTIME register is greater than or equal to the value of the MTIMECMP register. The interrupt is Low for all other conditions.

#### 10.2 Interface

This section describes parameters and port lists of the Timer module.

#### 10.2.1 **Parameters**

To enable the timer, select the Timer check box in the Peripherals section.

#### Figure 10-4. Selecting Timer Option

General Bootstrap APB GUMA GPIO PLIC SPI GUMA UART	÷
Family	
FPGA Family: PolarFire	
Bootstrap	
Bootstrap: 🗌 Bootstrap Source SPI 💌	
Peripherals	
uDMA: GPIO: I I2C: PLIC: SPI: Timer: VART: Watchdog:	-

After the Timer option is enabled, the 'Timer' tab will be available for configuring, and it can be used to specify the Timer configuration as shown in the following figure.

#### Figure 10-5. Timer Settings General Bootstrap 1 uDMA Timer 🖯 UART APB GPIO PLIC SPI Timer Interrupt Enable Timer Interrupt 🔽 Use RTC Enable Real Time Clock 🔲 😭 Timer Prescaler Set value of the Prescaler 1000 0 The following table lists the Timer parameters.

Note: Checked boxes for parameters hold the value '1' and un-checked boxes hold the value '0'.


Table 10-1.	Timer Parameters	

Configurator Parameter	Parameter Name	Valid Values	Default Value	Description
Timer (Enable)	SYS_TIMER_EN	0 or 1	1	0: The Timer is not enabled in MIV_ESS
				1: The Timer is enabled in MIV_ESS
Enable Timer	INTERNAL_MTIME_IRQ	0 or 1	1	0: Disable Timer-generated interrupt
Interrupt				1: Enable Timer-generated interrupt
				If enabled, the timer interrupt (TIMER_IRQ) output signal is enabled and it is asserted High if the timer based interrupt occurs.
				If disabled, the timer interrupt signal is not present in the design.
Enable Real	MTIME_RTC_CLOCK	0 or 1	0	0: Disable Real-Time Clock (RTC)
Time Clock				1: Enable Real-Time Clock (RTC)
				If the RTC is enabled, an RTC input appears on the MIV_ESS core and the timer uses that RTC as the reference clock for generating the timer interrupt for the system.
				If the RTC is disabled, the timer uses the input system clock (PCLK) as the reference clock for generating the timer interrupt for the system.
Timer Prescaler	MTIME_PRESCALER	1 – 65,335	1000	This parameter pre-sets the Prescaler value in decimal number. It determines, the amount of clock cycles the target system clock or RTC need to make for MTIME register to increment by a value of 1.
				The minimum Prescaler value is 0, where no scaling of the target clock occurs.
				The maximum Prescaler value is 65,535, where the target clock needs to go through 65,535 cycles before a single MTIME register value increment.

#### 10.2.2 Port List


The timer inputs and outputs as seen on the MIV\_ESS instance without the Real-Time Clock is shown in the following figure.

#### Figure 10-6. MIV\_ESS: Timer Module



The Timer inputs and outputs of the MIV\_ESS instance with the Real-Time Clock enabled is shown in the following figure.

#### Figure 10-7. MIV\_ESS: Timer Module



The following table shows only the unique inputs and outputs to the timer.

#### Table 10-2. Timer – I/Os

Ports	Width	Direction	Description
TIMER_COUNT_OUT	[63:0]	Output	The current timer count value of the Timer module.
TIMER_IRQ	1	Output	The timer interrupt output signal generated around the timer's special clock intervals.
TIMER_RTC_CLK	1	Input	The input for the RTC. Only present if enabled in the MIV_ESS GUI.

**Note:** The RTC input is optional, and it does not appear in the top-level design unless the 'Enable Real Time Clock' option is checked in the GUI. The same applies for the timer generated interrupt signal, it is only available if not disabled in the GUI.

## 10.3 Programming


This section describes how to use the timer and timer register maps.

#### 10.3.1 How to Use the Timer

After the Timer is enabled, it gets configured from the individual **Timer** tab and gets integrated into the MIV\_ESS instance.

The timer can be connected to MIV\_RV32 directly through the  $\text{TMR}_IRQ$  input on the core, provided the internal MTIMER on the MIV\_RV32 core is disabled.

#### Figure 10-8. MIV\_ESS: Timer Module - Connections



Alternatively, the timer can be wired up as an external interrupt for the target soft-processor core.

#### 10.3.2 Details of Operation

The initial operation of the timer is determined in the GUI from the following:

- · Enable the timer interrupt
- Determine the timer count clock
- Pre-set the value by which the timer count must be prescaled.

When reset, the value of MTIME register is 0, Prescaler is 0 and the value of MTIMECMP register is 64'FFFF\_FFFF\_FFFF\_FFFF.

On next positive clock edge of the selected timer clock, the Prescaler counter increments by 1 and continues to increment until it reaches the value pre-set in the GUI. When the counter reaches that value, the MTIME register increments by 1 and the Prescaler counter goes back to zero.

Both the MTIME and MTIMECMP register values can be written through software over the APB I/F.

The MTIME register is typically read and the MTIMECMP value updated with a value of MTIME plus the required interrupt period.

The MTIME register continues to increment until the count reaches a value that is greater than or equal to the value of the MTIMECMP register. When this occurs, the timer interrupt is asserted High. The timer interrupt is asserted Low when the MTIMECMP register is updated with a value greater than MTIME. This is typically the current MTIME plus the next required interrupt period value.

#### 10.3.3 Timer Register Map

The Timer module's register addresses are determined with respect to the MIV\_ESS base address. The MIV\_ESS base address [MIV\_ESS\_BASE] is configurable. The Timer module base address is [MIV\_ESS\_BASE] + 0x200\_0000]. The address offset of each timer register is given in the following table.

Register address = MIV\_ESS\_BASE + 0x200\_0000 + Register Address Offset

### Table 10-3. Timer Register Map

Register Name	Address Offset	R/W	Reset Value	Description
MTIMECMP_L	0x4000	R/W	0xFFFF_FFF F	The lower 32-bits of the compare time register Write (PWDATA[31:0] and Read (PRDATA[31:0]).
MTIMECMP_U	0x4004	R/W	0xFFFF_FFF F	The upper 32-bits of the compare time register Write (PWDATA[31:0] and Read (PRDATA[31:0]).
MTIME_L	0xBFF8	R/W	0x0	The lower 32-bits of the time count register Write (PWDATA[31:0] and Read (PRDATA[31:0]).
MTIME_U	0xBFFC	R/W	0x0	The upper 32-bits of the time count register Write (PWDATA[31:0] and Read (PRDATA[31:0]).
Prescaler	0x5000	R	_	The pre-set Prescaler value can be read by Read (PRDATA[31:0]).

## 11. UART

This section provides information on the UART module used in the MIV\_ESS core.

## 11.1 Description

The UART is a serial communication controller with a flexible, serial data interface that is intended primarily for embedded systems. The UART can be used to interface directly to industry standard UARTs. The UART is intentionally a subset of full UART capability to make the function cost-effective in a programmable device.

The UART has the following key features:

- Asynchronous mode to interface with industry standard UART
- Optional transmit and receive FIFOs
- Advanced Peripheral Bus (APB) interface
- Fixed and Programmable modes of operation

For more information about this IP, see CoreUARTapb v5.7 Handbook in the Libero Catalog.

## 11.2 Interface

#### 11.2.1 Configuration Parameters

This section describes configuration parameters of UART.

The following table lists the parameters (Verilog) for configuring the RTL code of the core.

#### Table 11-1. UART Configurable Options

Configurator Name	Parameter Name	Valid Values	Default Value	Description
UART	UART_EN	0 or 1	1	UART Enable
				0: Disabled
				1: Enabled
TX FIFO	TX_FIFO	0 or 1	0	Transmit FIFO
				0: Disabled
				1: Enabled
RX FIFO	RX_FIFO	0 or 1	0	Receive FIFO
				0: Disabled
				1: Enabled
Configuration	FIXEDMODE	0 or 1	1	0- Programmable
				1- Fixed
				Fixed or Programmable mode. In Fixed mode, the parameters BAUD_VALUE, Character Size, and Parity are hardwired. In Programmable mode, they are programmed by the control registers.
Baud Value <sup>1</sup>	BAUD_VALUE	1 to 8191	1	Baud value is set only when configuration is set to Fixed mode.

continued						
Configurator Name	Parameter Name	Valid Values	Default Value	Description		
Fractional Part of Baud Value	BAUD_VAL_FRCT N	0 to 7	0	This parameter is only relevant when the parameter FIXEDMODE is set to Fixed and parameter BAUD_VAL_FRCTN_EN has been enabled. The value chosen here is added to the baud value to give a precise baud value.		
Enable Extra Precision	BAUD_VAL_FRCT N_EN	0 or 1	0	When parameter FIXEDMODE is set to Programmable, enabling this parameter enables an additional control register (Control Register 3) that can be used to set a fractional part for the baud value. The baud value can be set with a precision of 0.125. When parameter FIXEDMODE is set to Fixed, enabling this parameter allows you to set a fixed fractional part for the baud value. The size of the fractional part is specified by the BAUD_VAL_FRCTN parameter.		
Status Flags	UART_STATUS_F LAGS	0 or 1	0	When enabled the error, READY and OVERFLOW status signals are available as outputs.		
Character Size	PRG_BIT8		0	This option can only be set when Configuration mode is set to Fixed mode. This option defines the number of valid data bits in the serial bitstream. Character size can be 8 bits or 7 bits.		
Parity	PRG_PARITY		0	This option can only be set when Configuration mode is set to Fixed mode. The options for parity are as follows: Parity Disable, Even Parity, or Odd Parity.		
RX Legacy Mode	RX_LEGACY_MO DE		0	When disabled, the UART_RXRDY signal is synchronized with the UART_FRAMING_ERR output, which occurs after the STOP bit. When enabled (Legacy mode), the UART_RXRDY signal is asserted after all data bits have been received, but before the STOP bit.		
FIFO Implementation	USE_SOFT_FIFO		0	When disabled, the FIFO is implemented using a device-specific hard macro. When enabled, a 16-byte FIFO is implemented in the FPGA logic instead. 54SXA and RTSX-S devices use this soft-FIFO by default.		

Note:

1. BAUD\_VALUE = 0 is not supported.

The following table lists the baud value fractions and precisions.

Table 11-2. Baud Value Fraction

BAUD_VAL_FRCTN	Precision
0	+0.0

continued					
BAUD_VAL_FRCTN	Precision				
1	+0.125				
2	+0.25				
3	+0.375				
4	+0.5				
5	+0.625				
6	+0.75				
7	+0.875				

The following figure shows the **UART** tab, as well as cross-references to the corresponding top-level parameters. **Figure 11-1. UART Configuration Window** 

General Boots	trap APB OUMA GPIO PLIC SPI Timer OUART
Core Configuration	
TX FIFO:	Disable TX FIFO
RX FIFO:	Disable RX FIFO
Configuration:	Programmable 💌
Baud Value:	1
Character Size:	7 bits
Parity:	Parity Disabled 💌
RX Legacy Mode:	Disabled
FIFO Implementation	In RAM
Status Flags:	□ 0
Baud Value Precision	
Enable Extra Precisio	n: 🗖
Fractional Part of Bau	d Value: +0.0 <u>-</u>

## 11.2.2 I/O Signals

The following table lists the UART I/O signal description.

## Table 11-3. UART Signals

Name	Direction	Description
PCLK	Input	APB System Clock – Reference clock for all internal logic.
PRESETN	Input	APB active-low asynchronous reset.

continued	continued			
Name	Direction	Description		
UART_TXRDY	Output	Status bit; when set to logic 0, indicates that the transmit data buffer/FIFO is not available for additional transmit data.		
UART_RXRDY	Input	Status bit; when set to logic 1, indicates that data are available in the receive data buffer/FIFO to be read by the system logic. The data buffer must be read through APB via the Receive Data Register (0x04) to prevent an overflow condition from occurring.		
UART_PARITY_ERR	Output	Status bit; when set to logic 1, indicates a parity error during a receive transaction. When RX FIFO is enabled, this bit is self-clearing between bytes. Otherwise, this bit is synchronously cleared by performing a Read operation on the Receive Data register through the APB target interface.		
UART_FRAMING_E RR	Output	Status bit; when set to logic 1, indicates a framing error (that is, a missing STOP bit) during the last received transaction. When RX FIFO is enabled, this bit is self-clearing between bytes. Otherwise, this bit is synchronously cleared by performing a read operation on the Receive Data register through the APB target interface.		
UART_OVERFLOW	Output	Status bit; when set to logic 1, indicates that a receive overflow has occurred. This bit is synchronously cleared by performing a read operation on the Receive Data register through the APB target interface.		
UART_RX	Input	Serial receive data		
UART_TX	Output	Serial transmit data		

## 11.3 Programming

This section describes UART Programmer's models.

#### Table 11-4. UART Registers

Register Name	Address Offset	R/W	Reset Value	Description
TxData	0x000	W	0x00	Transmit Data register
RxData	0x004	R	0x00	Receive Data register
Ctrl1	0x008	R/W	0x00	Control register 1
Ctrl2	0x00C	R/W	0x00	Control register 2
Status	0x010	R	0x01	Status Register
Ctrl3	0x014	R/W	0x00	Control register 3

### 11.3.1 Transmit Data Register

The Transmit Data Register contains the 7- or 8-bit transmit data.

### 11.3.2 Receive Data Register

The Receive Data Register contains the 7- or 8-bit receive data.

### 11.3.3 Control Register 1

Control Register 1 contains a single-field, baud value, used to set the baud rate for UART.

The baud value must be set according to the following equation:

baud val = 
$$\frac{clk}{16 \times baud rate} - 1$$

Where, clk is the system clock frequency in Hertz.

The result of this calculation must be rounded to the nearest integer and converted to hexadecimal to obtain the value that must be written to Control register 1 and Control register 2, as shown in the following table. For example, when the clock frequency is 10 MHz and a baud rate of 9,600 is desired, 0x40 must be written to Control register 1 and 0x00 must be written to Control register 2. When the clock frequency is 50 MHz and a baud rate of 381 is desired, 0xFF must be written to Control register 1, and 0x1F must be written to the top 5 bits of Control register 2.

#### Table 11-5. Control Register 1

Bit(s)	Name	R/W	Function
7:0	Baud value	R/W	Bits 7:0 of 13-bit baud value

### 11.3.4 Control Register 2

The following table shows Control Register 2, which is used to assign values to the configuration inputs available on UART.

Bit(s)	Name	R/W	Function
0	BIT8	R/W	Data width setting:
			BIT8 = 0: 7-bit data
			BIT8 = 1: 8-bit data
1	PARITY_EN	R/W	Parity is enabled when this bit is set to 1.
2	ODD_N_EVEN	R/W	Parity is set as follows:
			ODD_N_EVEN = 0: even
			ODD_N_EVEN = 1: odd
7:3	BAUD_VALUE	R/W	Bits 12:8 of 13-bit baud value.

#### Table 11-6. Control Register 2

#### 11.3.5 Control Register 3

The following table shows Control Register 3, which is used to assign values to the configuration inputs available on UART.

#### Table 11-7. Control Register 3

Bit(s)	Name	R/W	Function
2:0	BAUD_VAL_FRACTION	R/W	When configuration is set to Programmable, this register can be used to set a fractional part of the baud value. The baud value can be set with a precision of 0.125.

The following table lists the fractional part of the baud value.

#### Table 11-8. Fractional Baud Value Settings

Bit(s)	Extra Precision
000	+0.0
001	+0.125
010	+0.25
011	+0.375
100	+0.5
101	+0.625
110	+0.75
111	+0.875

#### 11.3.6 Status Register

The following table shows Control register 3, which is used to assign values to the configuration inputs available on UART.

Bit(s)	Name	R/W	Function
0	TXRDY	R	When Low, the transmit data buffer/FIFO is not available for additional transmit data.
1	RXRDY	R	When High, data are available in the receive data buffer/FIFO. This bit is cleared by reading the Receive Data register.
2	PARITY_ERR	R	When High, a parity error has occurred during a receive transaction. This bit is cleared by reading the Receive Data register.
3	OVERFLOW	R	When High, a receive overflow occurs. This bit is cleared by reading the Receive Data register.
4	FRAMING_ERR	R	When High, a framing error occurrs during a receive transaction. This bit is cleared by reading the Receive Data register.
7:5	—	—	Unused

#### Table 11-9. Status Register

**Note:** When RX\_FIFO is enabled, <code>PARITY\_ERR</code> is asserted when a parity error occurs, but de-asserted before UART receives the next byte. You need to monitor the <code>UART\_PARITY\_ERR</code> signal (for example, treat it as an interrupt signal), as it is non-persistent when <code>RX\_FIFO = 1</code>. Similarly, when <code>RX\_FIFO</code> is enabled, <code>UART\_FRAMING\_ERR</code> is asserted when a framing error occurs, but de-asserted before UART receives the next byte. It must be treated in the same way as an interrupt signal.

## 12. Watchdog

This section provides information on the Watchdog module used in the MIV\_ESS core.

## 12.1 Description

The Watchdog is a hardware timer that generates a reset for the system automatically if the software does not periodically update or refresh the Timer Countdown register. The timer is not allowed to be updated within the forbidden window or if it has already triggered and timed out.

The following sawtooth timing diagram represents the Watchdog's behavior. The red area represents the 'forbidden window', the green area represents 'refresh legal' window, and the blue area represents 'time-out' window.




Figure 12-1. Watchdog – Sawtooth Waveform

The timer countdown begins from a pre-set value. The timer decrements by 1 every time the 8-bit prescaler value/ register reaches the end of its count. With the default configuration, the timer decrements by 1 every 256 system clock cycles. The timer initially decrements through the forbidden window, within this window the timer cannot be legally refreshed. As the timer decrements, it reaches a threshold called the 'Maximum Value up to which Refresh is Permitted' (MVRP). When it is below this threshold, the MVRP Interrupt is asserted, flagging the system that the timer is now within a 'window' where refreshes to the timer are legal and permitted.

The Watchdog firmware must update the timer in this window. If not updated, the timer continues to decrement until it reaches a trigger threshold where refreshes are no longer allowed, and the timer has timed out. This causes the WDOG interrupt to assert, and the timer counts down to a reset. The WDOG Interrupt is asserted, and the timer continues counting down to reset. This window is much smaller than the other two and it is meant to allow the Hart to prepare for a reset recovery before it is reset by the Watchdog.

### 12.1.1 Features

The Watchdog has the following features implemented.


- An APB3 interface for accessing the Watchdog registers.
- A 23-bit register with initial values for Watchdog runtime.
- A 23-bit register with initial values for MVRP runtime threshold.
- A 12-bit register with initial values for the Watchdog's trigger time.

- An 8-bit Prescaler to divide the Watchdog countdown.
- A Control register, which allows enabling the interrupts and the forbidden window.
- The Watchdog generates the following two interrupt signals.
  - An MVRP interrupt that gets asserted when Watchdog countdown leaves the forbidden window. Refresh must be permitted after this interrupt.
  - A WDOG interrupt is a time-out interrupt that gets asserted when the Watchdog count value falls below the trigger time value. Watchdog initiates a countdown to reset, refresh is no longer permitted once, this interrupt is asserted.
- When refreshed, the Watchdog's registers must be updated with pre-set or default values. Watchdog refresh conditions must be as follows:
  - The refresh is only allowed if timer count leaves the forbidden window, otherwise the time-out interrupt is asserted.
  - The refresh must occur before the countdown reaches zero.
  - The refresh must occur before the Watchdog has triggered.
  - Once a refresh occurs, the Watchdog must be stopped from triggering or tripping.
  - When the timer countdown reaches zero, the timer reaches expiration, and a reset request must be sent to the Hart.

#### 12.1.2 Block Diagram

The following figure shows the block diagram of the Watchdog.

#### Figure 12-2. Watchdog - Block Diagram



The Watchdog operates within a set of parameters that determine the thresholds for the forbidden window, legal refresh window, and time-out window. These values are determined by key registers, such as the Watchdog runtime for timer start value, the MVRP runtime (threshold) for marking the forbidden window boundary, and the Watchdog trigger time value for timer time-out. These registers are initialized with default values and can be configured through the software.

#### Prescaler

The Prescaler value is the amount of clock cycles that must occur before a single Prescaler tick.

- The Prescaler is fixed and counts 256 clock ticks before the prescaler tick occurs.
- The prescaler tick is used for the Watchdog Timer register.

#### Watchdog Timer Register

This component performs the Watchdog countdown to zero. Depending on the count, you can instruct the Watchdog to refresh the count if the countdown value is not in the forbidden window or already below the Watchdog trigger runtime value.

#### Counter Operation

- The counter decrements the count by 1 on each prescale tick (every 256 clock cycles).
- The Watchdog count down operates whilst the WDOG\_HALT input is deasserted.

#### Watchdog Interrupts and Resets

There are two output interrupt signals that are generated by the Watchdog.

- WDOG\_MVRP\_IRQ: This interrupt is asserted when the 'Timer' countdown register leaves the MVRP window. The assertion of this interrupt must signal software to update the 'Timer' register to prevent the countdown from decrementing further.
- WDOG\_IRQ: This interrupt is asserted when the 'Timer' times out, it is no longer in the region where refreshes are permitted. The Watchdog Triggers and timer begins counting down towards a reset. This interrupt forewarns of a pending reset and allows the Hart some time to save data and prepare for a reset.

There is a single output reset signal generated by the Watchdog

• CPU\_RESETN: This is the reset request signal for the Hart. This asserts when the Watchdog has reached the reset condition.

### 12.2 Interface

This section describes the Watchdog parameters and port lists.

#### 12.2.1 Parameters

You must enable the Watchdog from **MIV\_ESS GUI > General** tab. The Watchdog has no further parameters in the GUI. The initial values for registers are fixed and can only be configured in the software. The following figure shows that the Watchdog is enabled.

Fiaure	12-3.	Watchdog	Enable
. igaio		materialog	

General Bootstrap APB OUMA GPIO PLIC SPI GIMer OUART	4
Family FPGA Family: PolarFire T	-
Bootstrap	_
Bootstrap: 🗖 Bootstrap Source SPI 💌	
Peripherals       uDMA:     GPIO:     I2C:     PLIC:     SPI:     Timer:     UART:     Watchdog:     Image:	


The following table lists the Watchdog parameters available in MIV\_ESS.

Configurator Parameter	Parameter Name		Default Value	Description
Watchdog (Enable)	WDT_EN	0 or 1	1	<ul><li>0: Disable the Watchdog in the MIV_ESS.</li><li>1: Enable the Watchdog in the MIV_ESS.</li></ul>

### 12.2.2 Port List

The following figure shows the Watchdog inputs and outputs in the MIV\_ESS instance.

#### Figure 12-4. MIV\_ESS: Watchdog Module



The following table shows only the unique inputs and outputs of the Watchdog.

#### Table 12-2. Watchdog Port Signals

Ports	Width	Direction	Description
WDOG_HALT	1	Input	An input, which halts the Watchdog countdown. During processor debugging, this input must be asserted (active High) to prevent the Watchdog resetting the whilst the processor is halted by the debugger. For normal Watchdog operation, this input must be deasserted. Versions later than MIV_RV32 v3.0 have a dedicated debug mode output, which can be connected directly to this input so the Watchdog is automatically halted and resumed by the debugger.
CPU_RESETN	1	Output	The Hart reset request signal output by the Watchdog.
WDOG_MVRP_IRQ	1	Output	Maximum value up to which a refresh is permitted, Interrupt.
WDOG_IRQ	1	Output	This Watchdog interrupt is asserted when the Watchdog times out.


## 12.3 Programming

This section describes Watchdog registers.

#### 12.3.1 How to Use the Watchdog

The enabled Watchdog can be connected to MIV\_RV32 directly. The following figure shows the sample SmartDesign connections of the Watchdog module to MIV\_ESS.

#### Figure 12-5. MIV\_ESS: Watchdog Module - Connections



The Watchdog's interrupts are fed into the MIV\_RV32 core as external interrupts WDOG\_IRQ as MSYS\_EI[4] and WDOG\_MVRP\_IRQ as MSYS\_EI[3].

#### 12.3.2 Details of Operation

The Watchdog module can be added to the MIV\_ESS instance, but the timer does not initiate the countdown until the following conditions are true.

- The WDOG\_HALT input is deasserted.
- The system is not reset.

The Watchdog has a basic default mode of operation. It relies on software for control, so the timer gets updated and refreshed through the Interrupt Service Routines (ISRs).

#### **Hardware Function**

The Watchdog operates on default values unless the registers are updated in the software. Assuming Watchdog is enabled, it operates as follows in default conditions.

- 1. If the Watchdog is enabled, the Prescaler increments by 1 on every SYS CLK tick, 256 times.
- 2. When the prescaler reaches the end of its count. The Watchdog countdown register (WDOGTIME) decrements by 1 from its initial value of 16,777,200.
- 3. Assuming the forbidden window is enabled. When timer value falls to the value stored in the MVRP threshold register (WDOGMSVP), which holds the value of 10,000,000 initially, it leaves the forbidden window and WDOG MVRP IRQ is asserted.
- 4. The Watchdog is then currently found in the time window where refreshes to the timer are permitted. This is when software must write to the 'WDOGRFSH' register to update the timer count.
- 5. If not, refresh service routine is established, the timer register continues to decrement, when timer is equal to the value of Watchdog Trigger Time register (WDOGTRIG), the Watchdog times out and WDOG\_IRQ is

asserted. Refreshes are no longer permitted at this point. If there is still no software response, the 'Timer' continues the countdown.

6. If the timer continues the countdown and reaches the value 0, the Hart reset request is generated on the CPU\_RESETN output. The timer resets and the CPU is given a chance to reload the Watchdog registers.

#### Software Function

The Watchdog relies on configuration through software. The operation relies on how the internal registers are configured in the software. Software support allows Watchdog to have:

- A 'service' or a 'refresh' routine to be setup in software that periodically updates the Watchdog's Timer register. The Timer register is updated with the default pre-set values on reset, the timer continuously decremented by -1 until it reaches a time-out. To prevents this, update the timer register.
- Control over Watchdog features that can either be enabled or disabled. The software allows for enabling and disabling of the following:
  - Forbidden window: Refreshes are not permitted within this region.
  - WDOG\_MVRP\_IRQ: Asserts when timer count leaves forbidden window threshold.
  - WDOG\_IRQ: Asserts when timer count reaches time-out value.
- Force reset
- A status check of the Watchdog to see if it is in the forbidden window or not
- A way to clear the interrupts
- For reads and writes to registers used to update the values of WDOGMSVP, WDOGTRIG, and WDOGFORCE.

#### 12.3.3 Watchdog Register Map

The Watchdog contains read/write registers, which can be accessed over APB I/F.

You can access the seven control registers to read or write to. Reading these registers provide information about the status of the Watchdog or timer value. Writing to these registers allows Watchdog to perform operations, such as 'refresh' of timer to prevent a time-out, or manually force a reset.

The Watchdog module's register addresses are determined with respect to the MIV\_ESS base address. The MIV\_ESS base address [MIV\_ESS\_BASE] is configurable. The Watchdog module base address is [MIV\_ESS\_BASE + 0x900\_0000]. The address offset of each Watchdog register is given in the following table.

Register address = MIV ESS BASE + 0x900 0000 + Register Address Offset

Table 12-3.	Watchdog	Register	Мар
-------------	----------	----------	-----

Register Name	Address Offset	R/W	Reset Value	Description
WDOGRFSH	0x00	R/W	0x0	<b>Refresh register</b> This register is used for refreshing the Watchdog counter value when a 'Refresh' is allowed.
WDOGCNTL	0x04	R/W	0x2	<b>Control Register</b> This register is used for enabling and disabling the Watchdog interrupts and the forbidden window. By default, the WDOG_IRQ is enabled, and the forbidden window and WDOG_MVRP_IRQ are disabled.
WDOGSTAT	0x08	R/W	0x0	Status Register This register is used to check, if the interrupts are tripped or clearing the interrupts.

continue	continued						
Register Name	Address Offset	R/W	Reset Value	Description			
WDOGTIME	0x0C	R/W	16,777,20 0	Watchdog Runtime Register The register stores the value from which the Watchdog initiates its countdown from. Register cannot be written to if			
WDOGMSVP	0x10	R/W	10,000,00 0	the Watchdog is locked. Watchdog MVRP Runtime Threshold Register The Maximum Value up to which a Refresh is permitted. If the forbidden window is enabled and Watchdog count falls			
				below the value determined by this register, WDOG_MVRP_IRQ is asserted and Watchdog is legally allowed to 'Refresh'. The register cannot be written to if the Watchdog is locked.			
WDOGTRIG	0x14	R/W	1,0000	Watchdog trigger time value Register If the Watchdog countdown falls below the value determined by this register, the Watchdog times out and WDOG_IRQ is asserted. The register cannot be 'written to' if the Watchdog is locked.			
WDOGFORC E	0x18	W	0x0	Watchdog Force Reset Register This register can be used to force a Watchdog reset.			

## 12.3.3.1 Watchdog Refresh Register

#### Table 12-4. Watchdog Refresh Register

Bit Number	Bit Name	R/W	Reset Value	Description
31:0	WDOGRFSH	R/W	0x0	To refresh the Watchdog, special value needs to be written: 0xdeadc0de.
				The refresh can only be performed if the Watchdog has not yet triggered and if the timer is not within the forbidden window. The refresh in forbidden window is only allowed, if the CPU is Debug mode where format is HIGH. The Watchdog becomes locked when writing to this register.
				Reading the register shows the current 24-bit value of Timer Countdown register.

### 12.3.3.2 Watchdog Control Register

### Table 12-5. Watchdog Control Register

Bit Number	Bit Name	R/W	Reset Value	Description
31:5	Reserved	_	0x0	Reserved

## Watchdog

continued						
Bit Number	Bit Name	R/W	Reset Value	Description		
4	next_enforbidden	R/W	0x0	Write a value to bit to enable/disable the forbidden window:		
				1 = Enable the forbidden window		
				0 = Disable the forbidden window		
				Reading the bit indicates whether the forbidden window is enabled:		
				1 = Forbidden window is enabled		
				0 = Forbidden window is disabled		
3:2	Reserved	_	0x0	Reserved		
1	next_intent_wdog	R/W	0x1	Write a value to bit to enable/disable <code>WDOG_IRQ</code>		
				1 = Enable WDOG_IRQ		
				0 = Disable WDOG_IRQ		
				Reading the bit indicates whether WDOG_IRQ is enabled		
				1 = WDOG_IRQ is enabled		
				0 = WDOG_IRQ is disabled		
0	next_intent_msvp	R/W	0x0	Write a value to bit to enable/disable MVRP_IRQ:		
				1 = Enable MVRP_IRQ		
				0 = Disable MVRP_IRQ		
				Reading the bit indicates whether MVRP_IRQ is enabled		
				1 = MVRP_IRQ is enabled		
				0 = MVRP_IRQ is disabled		

## 12.3.3.3 Watchdog Status Register

The following table list the Watch Status registers.

Table 12-	6. Watchdog	Status	Register
-----------	-------------	--------	----------

Bit Number	Bit Name	R/W	Reset Value	Description
31:5	Reserved	—	0x0	Reserved
4	wdoglocked	R	0x0	Reading the bit indicates whether the Watchdog is locked.
3	triggered	R	0x0	Reading the bit indicates whether the Watchdog has timed out.
2	forbidden	R	0x0	Reading the bit indicates whether the timer is currently within the forbidden window.

conti	continued					
Bit Number	Bit Name	R/W	Reset Value	Description		
1	wdog_tripped	R/W	0x0	<pre>Write a value to this bit to clear the time-out interrupt 1 = Clear format Reading the bit indicates whether the Watchdog time- out interrupt is currently asserted 1 = The wDOG_IRQ is currently asserted 0 = The wDOG_IRQ is not currently asserted</pre>		
0	msvp_tripped	R/W	0x0	<pre>Write a value to bit to clear the maximum value up to which a Refresh is Permitted interrupt. 1 = Clear WDOG_MVRP_IRQ Reading the bit indicates whether the Maximum value up to which a Refresh is Permitted interrupt is asserted 1 = The WDOG_MVRP_IRQ is currently asserted 0 = The WDOG_MVRP_IRQ is not currently asserted</pre>		

#### 12.3.3.4 Watchdog Runtime Register

The following table lists the Watchdog Runtime registers.

#### Table 12-7. Watchdog Runtime Register

Bit Number	Bit Name	R/W	Reset Value	Description
31:24	Reserved	—	0x0	Reserved
23:0	wdogvalue	R/W	16,777,200	If the Watchdog is not locked, write a 24-bit value to the register to serve as the next Watchdog runtime value. Read the 24-bit value of the register that is used as the

#### 12.3.3.5 Watchdog MVRP Runtime Register

The following table lists the MVRP runtime registers.

#### Table 12-8. Watchdog MVRP Register

Bit Number	Bit Name	R/W	Reset Value	Description
31:24	Reserved	—	0x0	Reserved
23:0	wdogmsvp	R/W	10,000,000	If the Watchdog is not locked, write a 24-bit value to the register to serve as the next MVRP runtime value.
				Read the 24-bit value of the register that is used as the MVRP runtime threshold value.

#### 12.3.3.6 Watchdog Trigger Timeout Register

The following table lists the Trigger Time-out registers.

Table 12-9. Watchdog	ı Trigger	Timeout Register
----------------------	-----------	------------------

Bit Number	Bit Name	R/W	Reset Value	Description
31:24	Reserved	_	0x0	Reserved
23:0	wdogrst	R/W	1,000	If the Watchdog is not locked, write a 24-bit value to the register to serve as the next Watchdog Trigger Timeout value.
				Read the 24-bit value of the register that is used as the Watchdog Trigger Timeout value.

## 12.3.3.7 Watchdog Force Reset Register

The following table lists the Watchdog Force Reset registers.

Table 12-10. W	atchdog Force	Reset Register
----------------	---------------	----------------

Bit Number	Bit Name	R/W	Reset Value	Description
31:0	WDOGFORCE	W	0x0	Writing any value to register when the Watchdog has not timed out will result in Watchdog time-out. The time-out interrupt WDOG_IRQ will be set to HIGH and Watchdog Timer countdown register updated with Watchdog Trigger Timeout register value.
				If the Watchdog has timed out, a special 16-bit value must be written to the register to force a reset on format.
				0xDEAD
				Then the Watchdog countdown is reset/updated with the top Watchdog Runtime register value.

## 13. Tool Flow

## 13.1 License

No license required.

## 13.2 RTL

Complete RTL source code is provided.

## 13.3 SmartDesign

MIV\_ESS is available in the *Processor* section of the IP Catalog in the Libero SoC design environment. The core can be used with the Libero v12.1 onwards. The following figure illustrates the available ports on the core with SPI Bootstrap and all the peripheral modules enabled.

Figure 13-1. MIV\_ESS Instance

MIV_ESS_C0_0				
ſ	CPU_RESETN_			
	TIMER COUNT OUT[63:0]			
	TIMER_IRQ			
	I2C IRQ			
	12C_SCL_O			
	I2C_SDA_O			
	I2C_SCL_O_EN			
	I2C_SDA_O_EN			
	PLIC_IRQ_			
	WDOG_MVRP_IRQ			
- PCLK	WDOG_IRQ			
- PRESETN	UDMA_BUSY			
SYS_RESET_REQ	UDMA_IRQ			
BOOTSTRAP_BYPASS	GPIO_OUT[3:0]			
_I2C_SCL_I	GPIO_INT[3:0]			
_I2C_SDA_I	SPI_IRQ_			
- PLIC_SRC_IRQ[7:0]	UART_TX			
-WDOG_HALT	SPI_SCK			
- GPIO_IN[3:0]	SPI_SDO			
-UART_RX	SPI_SS			
- SPI_SDI	CPU_ACCESS_DISABLE - TAS_ACCESS_DISABLE -			
APB_0_ININITIATOR	AHBL_READ_INITIATOR			
	AHBL_WRITE_INITIATOR			
	APB_3_mTARGET			
	APB_4_mTARGET			
	APB_11_mTARGET			
	APB_12_mTARGET			
	APB_13_mTARGET			
	APB_14_mTARGET			
	APB_15_mTARGET			
	TAS_APB_mTARGET			
MTV/ I	ESS_C0			
INTA 1	_33_00			

MIV ESS CO 0

## 13.4 Configuring the MIV\_ESS

The top-level **General** tab allows you to select FPGA Family and enable Bootstrap and peripheral modules, as required. It also has three pre-set configurations, which follow the Bootstrap configurations provided in the accompanying *MIV\_ESS Design Guide*. A fourth pre-set configuration provides the MIV\_ESS basic peripheral settings for a design outlined in the *MIV\_RV32 Quick Start Design Guide*.

Figure 13-2. Configurator General Tab

Configurator	- 0	×
MIV_ESS MicrosemicSystemBuilder:MIV_ESS: MIV_ESS_UI_default_configuration DGC1_PF_SPI_BOOT DGC2_PF_UPCOM_BOOT DGC4_PF_BASIC_PERPHERALS	General     Bootstrap     APB     LOMA     GP10     PLIC     SPI     Timer     UART     -       Family     FPGA Family:     PolarFire     Image: Constrap	-
	Bootstrap: <section-header> Bootstrap Source: SP1 🔽 Peripherals uDMA: 🗆 GP10: 🖓 12C: 🗆 PLIC: 🗖 SP1: 🕅 Timer: 🗖 UART: 🕅 Watchdog: 🗖</section-header>	
Apply New preset	•ـــــــــــــــــــــــــــــــــــــ	- //
Help •	OK Cancel	

For information on configurator settings, see 2. MIV\_ESS Architecture section.

### 13.5 Simulation

This code does not provide any testbench. MIV\_ESS RTL can be simulated as part of a standard MIV\_RV32 system with a Libero generated HDL testbench. A hex file generated within SoftConsole, with the first line removed, can be imported into an LSRAM and MIV\_RV32 booted from this code. Core transactions can be simulated as part of the MIV\_RV32 processor system.

### 13.6 Synthesis in Libero

To run synthesis on the core, set the SmartDesign sheet as the design root and click Synthesize in the Libero SoC.

### 13.7 Place-and-Route in Libero

After the design is synthesized, run the compilation and the Place-and-Route tools. Click the **Layout** icon in Libero SoC to invoke the designer.


## 14. System Integration

This section describes system integration examples of MIV\_ESS.

## 14.1 MIV\_ESS Bootstrap Example

The following figure shows MIV\_ESS in the SPI Bootstrap configuration.

#### Figure 14-1. DGC1 - SPI Bootstrap Design




For more information on design configuration, see the *MIV\_ESS Design Guide*.

## 14.2 MIV\_ESS Peripheral Example

The following figure illustrates the standard reference design from the *MIV\_RV32 Quick Start Design Guide* implemented with MIV\_ESS.


#### Figure 14-2. MIV\_RV32 Design using MIV\_ESS



## 14.3 Multiple MIV\_ESS Example

Multiple MIV\_ESS cores can be used in a design. CoreAPB3\_C0 is configured, so the 32 bits are driven by the MIV\_RV32 APB mapping MIV\_ESS\_C0 to an address at 0x6000\_0000 and MIV\_ESS\_C1 to 0x7000\_0000 as shown in the following figure.

#### Figure 14-3. Dual MIV\_ESS Design




## 15. SoftConsole

For information on setting up SoftConsole for the MIV\_ESS core, see *MIV\_ESS Design Guide* from the Help menu in the configurator, or if the core is selected in the Libero catalog.

## 15.1 Setting the System Clock Frequency and Peripheral Base Addresses


If the UART is used, the system clock frequency is provided to the software and this is done in the fpga\_design\_config.h file by changing the #define SYS\_CLK\_FREQ to the clock frequency. Note: This value must be in Hertz.

Figure 15-1. Setting System Clock Frequency and Peripheral Addresses



The fpga\_design\_config.h file sets the base address for peripherals. The base address of a peripheral can be found in the project memory map generated by Libero.

Figure 15-2. Libero Memory Map Window



Note: Some of the Libero versions do not support the memory map feature as shown in the preceding figure.

The peripheral module address [27:0] in the fpga\_design\_config.h file must match the address in Libero for the peripheral to function correctly. These upper nibble [31:28] is determined by the APB Initiator connected to MIV\_ESS.

In the MIV\_RV32, the default APB Initiator address is 0x7000\_0000, which corresponds to the address shown in the preceding figure.

# 16. Revision History

Revision	Date	Description
A	01/2022	Initial Revision

## The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## **Product Change Notification Service**

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

# **Customer Support**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

## **Microchip Devices Code Protection Feature**

Note the following details of the code protection feature on Microchip products:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

## Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

<sup>©</sup> 2022, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-5224-9694-6

# **Quality Management System**

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# **Worldwide Sales and Service**

MERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 355 West Chandler Blvd.	Australia - Sydney Tel: 61-2-9868-6733	India - Bangalore Tel: 91-80-3090-4444	Austria - Wels Tel: 43-7242-2244-39
	China - Beijing	India - New Delhi	Fax: 43-7242-2244-39
handler, AZ 85224-6199	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
el: 480-792-7200			
ax: 480-792-7277	China - Chengdu		Tel: 45-4485-5910
echnical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
ww.microchip.com/support	China - Chongqing	Japan - Osaka Tel: 81-6-6152-7160	Finland - Espoo
Veb Address:	Tel: 86-23-8980-9588		Tel: 358-9-4520-820
ww.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
tlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
uluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
el: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
ax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
ustin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
el: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
oston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
/estborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
el: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
ax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
hicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
asca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
el: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
ax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
allas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
ddison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
el: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
ax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
etroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
ovi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
el: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
ouston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
el: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
Idianapolis	China - Xiamen		Tel: 31-416-690399
oblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
el: 317-773-8323	China - Zhuhai		Norway - Trondheim
ax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
el: 317-536-2380			Poland - Warsaw
os Angeles			Tel: 48-22-3325737
lission Viejo, CA			Romania - Bucharest
el: 949-462-9523			Tel: 40-21-407-87-50
ax: 949-462-9608			Spain - Madrid
el: 951-273-7800			Tel: 34-91-708-08-90
aleigh, NC			Fax: 34-91-708-08-91
el: 919-844-7510			Sweden - Gothenberg
ew York, NY			Tel: 46-31-704-60-40
el: 631-435-6000			Sweden - Stockholm
an Jose, CA			Tel: 46-8-5090-4654
el: 408-735-9110			UK - Wokingham
el: 408-436-4270			Tel: 44-118-921-5800
anada - Toronto			Fax: 44-118-921-5820
el: 905-695-1980			1 un. 77-110-021-0020
ax: 905-695-2078			