



---

# Measurement of Worst Case Execution Time on PolarFire® SoC FPGA

---

## Introduction

---

Microchip's PolarFire® SoC FPGAs include the industry's RISC-V based Microprocessor Subsystem (MSS), and FPGA fabric inherits all the features of the PolarFire family. The PolarFire SoC MSS includes 5x 64-bit RISC-V processor cores, AXI Switch, DDR Controller, Fabric Interface Controllers (FIC), and a rich set of peripherals.

Worst Case Execution Time (WCET) is the upper-bound time taken by a software task to execute on a specific hardware platform for any set of inputs. WCET is an important measurement for checking whether the execution time of a task complies with real-time requirements.

This white paper describes the WCET results obtained from running a bare metal task on the PolarFire SoC MPFS250T device. The following table lists the system configuration used for this WCET measurement.

System Configuration	Description
Product and Architecture	PolarFire® SoC FPGA, RISC-V 64-bit
Development Board	PolarFire® SoC Icicle Kit
Example WCET Task	32 x 32 Matrix Multiplication
CPU Core Frequency	600 MHz
External Memory Configuration	LPDDR4, 800 MHz
Compiler	GCC
Toolchain for Bare Metal	riscv64-unknown-elf-gcc (v8.3.0)
Design Suite	Libero® SoC v2021.1
Software IDE	SoftConsole v2021.1

---

---

## Table of Contents

---

Introduction.....	1
1. Latency Factors.....	3
2. WCET Measurement.....	4
2.1. Toolchain Settings.....	5
2.2. WCET Results.....	5
3. Conclusion.....	7
4. Revision History.....	8
The Microchip Website.....	9
Product Change Notification Service.....	9
Customer Support.....	9
Microchip Devices Code Protection Feature.....	9
Legal Notice.....	10
Trademarks.....	10
Quality Management System.....	11
Worldwide Sales and Service.....	12

### 1. Latency Factors

In PolarFire SoC devices, the following hardware and software factors affect the upper-bound of the software execution time.

- Memory region—placement of code, data, and stack segments affect the execution time of a task. Code placed in Instruction Tightly Integrated Memory (ITIM) executes faster than the code placed in DDR memory. Similarly, data placed in DDR memory (cached region) can be accessed faster than data in Loosely Integrated Memory (LIM).
- Cache configuration—LIM, scratchpad, and L2 cache.
- Interrupts—outside event can trigger an interrupt, which might not be in the user's control. In such events, the CPU core halts the execution of the current task and executes the interrupt handler. As a result, the execution time gets incremented.
- Total concurrent tasks in the system.
- Branch prediction and execution pipeline also increment the execution time.
- Toolchain settings (ISA, optimization settings) and Programming Style (Efficiency of the code).

For the WCET task used for this white paper, WCET is measured in terms of execution cycles using the hardware performance monitoring register. For more information about the hardware performance monitoring register, ITIM and LIM, and other MSS functional blocks, see [PolarFire SoC MSS Technical Reference Manual](#).


The following section describes an example bare metal application used for white paper.

## 2. WCET Measurement

A bare metal application was developed for realizing how various latency factors increase the upper-bound of the software execution time. Using this bare metal application, the normal execution time and WCET are measured by disabling and enabling the latency factors. In the application, the device eNVM stores a custom bootloader. At device power-up, the E51 monitor core executes the bootloader for loading separate binary files in the DDR memory for each U54 application core. The bootloader executes from eNVM (code) and scratchpad (data).

The following figure shows the memory hierarchy and the interaction of application cores with different memory regions in the example application.

**Figure 2-1. Interaction of Application Cores with Different Memory Regions**



The following table lists the task executed by each U54 application core and the memory region used for fetching and executing the code. The bootloader loads all the binary files to different DDR regions.

Application Core	Task(s)	Memory Region	Description
U54_1	Executes the 32 x 32 matrix multiplication task and prints the results on serial terminal.	Executes from ITIM and LIM.	The bootloader loads the 32 x 32 matrix multiplication task to DDR and U54_1 copies this task to ITIM and LIM for executing it. This scenario demonstrates the predictability of execution time. Because, the non-predictability caused by caching is eliminated in this scenario.
U54_2	Continuously flushes L2 cache lines using the L2 flush register.	Executes from cached DDR.	This task acts as adversarial to tasks running on U54_1 and U54_4 cores. The effects of continuously evicting or flushing the L2 cache lines on tasks executing from ITIM/LIM and DDR can be observed by executing this task. This scenario helps in analyzing the effects of L2 cache flush and refresh function on the execution time.
U54_3	Continuously reads data from DDR, which results in cache evicts.	Executes from cached DDR.	
U54_4	Executes 32 x 32 matrix multiplication task and prints results on serial terminal.	Executes from cached DDR address range.	DDR cached scenario demonstrates unpredictability of execution times due to presence of caches. This scenario is for comparison purpose only.

The normal execution time is measured by excluding U54\_2 and U54\_3 application cores and by disabling branch prediction trashing in U54\_1 and U54\_4 cores. WCET is measured by including the U54\_2 and U54\_3 cores, and by enabling branch prediction trashing and a 1000 mcycle interrupt routine in U54\_1 and U54\_4 cores. At device power-up, bootloader provides an option to enable or disable U54\_2 and U54\_3 cores via the serial terminal. To calculate WCET, the U54\_1 and U54\_4 applications require a rebuild because the latency factors are enabled in the code. The normal execution time and WCET are measured based on scenarios highlighted in [Figure 2-1](#).

1. To measure the normal execution time on U54\_1 (ITIM and LIM) and U54\_4 (cached DDR), the following sequence is followed:
  - a. U54\_2 and U54\_3 are excluded > U54\_1 and U54\_4 execute the task without branch prediction trashing and interrupt routine. U54\_4 executes the task from cached DDR region.
2. To measure WCET on U54\_1 (ITIM and LIM) and U54\_4 (cached DDR), the following sequence was followed:
  - a. U54\_2 and U54\_3 are included > U54\_1 and U54\_4 execute the task with branch prediction trashing and interrupt routine. The U54\_4 core executes the task from cached DDR region.

Bare metal user applications are built from the PolarFire SoC Bare Metal library, which includes hardware abstraction layer and drivers to access various MSS blocks such as L1 cache, L2 cache, timer, Interrupt registers, and peripherals. For more information about the Bare Metal library, see <https://github.com/polarfire-soc/polarfire-soc-bare-metal-examples>.

## 2.1 Toolchain Settings

The following toolchain settings were applied for all U54 application cores in the bare metal application used for this white paper.

**Table 2-1. Toolchain Settings**

Attribute	Setting
Architecture	rv64g
Integer ABI	lp64
Floating point ABI	(d) Double precision
Tuning	Toolchain default
Code model	Medium Any (-mcmmodel=medany)
small data limit	8
Align	Strict (-mstrict-align)
Optimization Level	None(O0)
Debug Level	Maximum(-g3)
Language standard	GNU ISO C11 (-std=gnu11)

## 2.2 WCET Results

The following table lists the normal execution time and WCET of a 32 x 32 matrix multiplication task measured using the example application.

Program Segment	U54_1 Core		U54_4 Core <sup>4</sup>
Code (bytes)	ITIM (12736)	LIM (80496 <sup>1</sup> )	DDR cached
Data	LIM (78000 <sup>2</sup> )	LIM	DDR cached
Stack	LIM	LIM	DDR cached
Normal Execution Time ( $\pm$ deviation) in mcycles	8407148 ( $\pm$ 21 cycles) (14.0119 ms)	8407167 ( $\pm$ 4 cycles) (14.0119 ms)	1955036 ( $\pm$ 136 cycles) (3.258 ms)
WCET <sup>3</sup>	8409198 ( $\pm$ 61 cycles) (14.0153 ms)	8409426 ( $\pm$ 200 cycles) (14.0157 ms)	1971234 ( $\pm$ 1653 cycles) (3.285 ms)

1. All sections are combined.
2. Data and stack are combined.
3. WCET includes the following:
  - a. Branch prediction trashing and branch prediction scheme (static) are enabled in core U54\_4 and U54\_1.
  - b. Adversarial runs on U54\_3; cache flush runs on U54\_2.
  - c. Interrupt with execution time (1000 mcycle).
4. The DDR cached execution timings are given for comparison purpose only.

**Note:** WCET (seconds) =  $(1 / (\text{CPU Core Frequency in MHz} \times 1000 \times 1000)) \times (\text{number of execution cycles})$ , where  
CPU Core Frequency = 600 MHz

### **3. Conclusion**

In this white paper, the WCET results for a 32 x 32 matrix multiplication task in bare metal were analyzed by executing the task from ITIM, LIM, and DDR cached regions. In all three cases, the task execution time increased due to the latency factors which resulted in WCET. The effects of L2 cache refresh and flush functions were negligible when the tasks were executing from ITIM or LIM.

On U54\_1, when the task was executing from ITIM with LIM as target memory for data and stack, the additional latency resulted mainly from the interrupt execution latency factor.

On U54\_1, when the task was executing from LIM (code, data, and stack), the additional latency resulted mainly from the interrupt execution latency factor. In this case, when the task was executed multiple times, there was a deviation in the execution time mainly due to branch prediction trashing.

On U54\_4, when the task was executing from DDR cached region (code, data, and stack), the additional latency and execution time deviation were higher when compared to the above two cases. This is due to the L2 cache refresh/flush and interrupt execution latency factors. However, the minimum execution time was achieved due to the presence of caches.

Based on the above results, the task executing from ITIM with LIM as target memory for data and stack gave more deterministic behavior.

**4. Revision History**

Revision	Date	Description
A	10/2021	The first publication of this document.



---

## The Microchip Website

---

Microchip provides online support via our website at [www.microchip.com/](http://www.microchip.com/). This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

---

## Product Change Notification Service

---

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to [www.microchip.com/pcn](http://www.microchip.com/pcn) and follow the registration instructions.

---

## Customer Support

---

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: [www.microchip.com/support](http://www.microchip.com/support)

---

## Microchip Devices Code Protection Feature

---

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

## Legal Notice

---

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## Trademarks

---

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-9011-1

---

## Quality Management System

---

For information regarding Microchip's Quality Management Systems, please visit [www.microchip.com/quality](http://www.microchip.com/quality).

## Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
<b>Corporate Office</b> 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: <a href="http://www.microchip.com/support">www.microchip.com/support</a> Web Address: <a href="http://www.microchip.com">www.microchip.com</a>	<b>Australia - Sydney</b> Tel: 61-2-9868-6733 <b>China - Beijing</b> Tel: 86-10-8569-7000 <b>China - Chengdu</b> Tel: 86-28-8665-5511 <b>China - Chongqing</b> Tel: 86-23-8980-9588 <b>China - Dongguan</b> Tel: 86-769-8702-9880 <b>China - Guangzhou</b> Tel: 86-20-8755-8029 <b>China - Hangzhou</b> Tel: 86-571-8792-8115 <b>China - Hong Kong SAR</b> Tel: 852-2943-5100 <b>China - Nanjing</b> Tel: 86-25-8473-2460 <b>China - Qingdao</b> Tel: 86-532-8502-7355 <b>China - Shanghai</b> Tel: 86-21-3326-8000 <b>China - Shenyang</b> Tel: 86-24-2334-2829 <b>China - Shenzhen</b> Tel: 86-755-8864-2200 <b>China - Suzhou</b> Tel: 86-186-6233-1526 <b>China - Wuhan</b> Tel: 86-27-5980-5300 <b>China - Xian</b> Tel: 86-29-8833-7252 <b>China - Xiamen</b> Tel: 86-592-2388138 <b>China - Zhuhai</b> Tel: 86-756-3210040	<b>India - Bangalore</b> Tel: 91-80-3090-4444 <b>India - New Delhi</b> Tel: 91-11-4160-8631 <b>India - Pune</b> Tel: 91-20-4121-0141 <b>Japan - Osaka</b> Tel: 81-6-6152-7160 <b>Japan - Tokyo</b> Tel: 81-3-6880-3770 <b>Korea - Daegu</b> Tel: 82-53-744-4301 <b>Korea - Seoul</b> Tel: 82-2-554-7200 <b>Malaysia - Kuala Lumpur</b> Tel: 60-3-7651-7906 <b>Malaysia - Penang</b> Tel: 60-4-227-8870 <b>Philippines - Manila</b> Tel: 63-2-634-9065 <b>Singapore</b> Tel: 65-6334-8870 <b>Taiwan - Hsin Chu</b> Tel: 886-3-577-8366 <b>Taiwan - Kaohsiung</b> Tel: 886-7-213-7830 <b>Taiwan - Taipei</b> Tel: 886-2-2508-8600 <b>Thailand - Bangkok</b> Tel: 66-2-694-1351 <b>Vietnam - Ho Chi Minh</b> Tel: 84-28-5448-2100	<b>Austria - Wels</b> Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 <b>Denmark - Copenhagen</b> Tel: 45-4485-5910 Fax: 45-4485-2829 <b>Finland - Espoo</b> Tel: 358-9-4520-820 <b>France - Paris</b> Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 <b>Germany - Garching</b> Tel: 49-8931-9700 <b>Germany - Haan</b> Tel: 49-2129-3766400 <b>Germany - Heilbronn</b> Tel: 49-7131-72400 <b>Germany - Karlsruhe</b> Tel: 49-721-625370 <b>Germany - Munich</b> Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 <b>Germany - Rosenheim</b> Tel: 49-8031-354-560 <b>Israel - Ra'anana</b> Tel: 972-9-744-7705 <b>Italy - Milan</b> Tel: 39-0331-742611 Fax: 39-0331-466781 <b>Italy - Padova</b> Tel: 39-049-7625286 <b>Netherlands - Drunen</b> Tel: 31-416-690399 Fax: 31-416-690340 <b>Norway - Trondheim</b> Tel: 47-72884388 <b>Poland - Warsaw</b> Tel: 48-22-3325737 <b>Romania - Bucharest</b> Tel: 40-21-407-87-50 <b>Spain - Madrid</b> Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 <b>Sweden - Gothenberg</b> Tel: 46-31-704-60-40 <b>Sweden - Stockholm</b> Tel: 46-8-5090-4654 <b>UK - Wokingham</b> Tel: 44-118-921-5800 Fax: 44-118-921-5820