

# Libero® SoC v2021.2

## PolarFire® SoC MSS Simulation User Guide

### Introduction

The PolarFire SoC Microcontroller Subsystem (MSS) is modeled with Microchip AMBA Bus Functional Model (BFM) to support functional simulation.

#### Note:

For information on supported instructions and the BFM commands syntax, see DirectCore Advanced Microcontroller Bus Architecture - Bus Functional Model User's Guide.

The MSS BFM based simulation model provides a simulation environment for the PolarFire SoC FPGA fabric logic, typically replacing the MSS system block in a design. Simulation can be useful in the following applications:

- · Verifying the connectivity with the FPGA fabric logic.
- Addressing peripherals, memories etc. in the FPGA fabric that are connected to the MSS using the Fabric Interface Controllers (FICs).
- · Accessing MSS-DDR from FPGA fabric master using FICs.
- · Accessing the Crypto from FPGA fabric through AHB and streaming interface.
- · Generation of H2F and F2H interrupts.




Figure 1. MSS Simulation Model Architecture

## **Table of Contents**

Intr	oduction	on	1
1.	Creat	ring a new PolarFire SoC Project	4
2.	Simu	lation Flow	5
	2.1.	FIC Interface	5
	2.2.	Interrupts	10
	2.3.	User Cryptoprocessor	14
	2.4.	DDR Controller	21
	2.5.	QoS Parameter	25
3.	Revis	sion History	28
4.	Micro	chip FPGA Technical Support	29
	4.1.	Customer Service	29
	4.2.	Customer Technical Support	29
	4.3.	Website	29
	4.4.	Outside the U.S	29
The	e Micro	chip Website	30
Pro	duct C	hange Notification Service	30
Cu	stomer	Support	30
Mic	rochip	Devices Code Protection Feature	30
Leç	gal Not	ice	31
Tra	demar	ks	31
Qu	ality M	anagement System	32
Wo	rldwide	e Sales and Service	33


## 1. Creating a new PolarFire SoC Project

Use the MSS standalone configurator tool and Libero<sup>®</sup> SoC to create MSS-based designs. For more information, see the MSS Standalone Configurator User Guide.

- 1. Create the MSS configurator using the pfsoc\_mss application by either creating a new configuration (.cfg) file or by opening an existing one.
- 2. Configure the MSS subsystem with the required FIC interface and other necessary modules like DDR and Crypto.
- 3. Generate the MSS component file (.cxz).

After finishing with the MSS standalone configuration, import the MSS subsystem into Libero, and then design the entire system, as follows:

- 1. Open the Libero SoC Design Suite.
- 2. Create the project.
- 3. Invoke system builder to create your MSS block.
- 4. Import the MSS component file.
- 5. Design your entire system using MSS, AXI4 interconnect, fabric slaves, and fabric masters.
- 6. After designing the entire system, check the DRC and generate the system.
- 7. Add supported BFM instructions in the BFM files created in project.
- 8. Add required test bench to perform simulation.9. Launch the Pre-Synth simulation.
  - Figure 1-1. Launching Simulation



### 2. Simulation Flow

#### 2.1 FIC Interface

The PolarFire SoC FPGA provides multiple FICs to enable connectivity between user logic in the FPGA fabric and the MSS. FIC is part of the MSS and acts as a bridge between the MSS and the FPGA fabric. The master FIC interface provides access to the address range listed in the following table.

Table 2-1. FIC Interface Address Ranges

FIC Interface	Number of Regions	Start Address	End Address	Size
FIC0	2	0x6000_0000	0x7FFF_FFFF	512 MB
		0x20_0000_0000	0x2F_FFFF_FFFF	64 GB
FIC1	2	0xE000_0000	0xFFFF_FFFF	512 MB
		0x30_0000_0000	0x3F_FFFF_FFF	64 GB
FIC3	1	0x4000_0000	0x5FFF_FFFF	512 MB

The master FIC allows and initiates the AXI transaction only when addresses entered in the BFM file are within the dedicated address range. Otherwise, it shows a DRC in the simulation log.

The slave FIC responds to AXI master in fabric in the following way:

- · Uses AXI transaction details to clear interrupts and provides a valid AXI response.
- Provides a transparent connection between the AXI switch and FIC interface to access the DDR controller and DDR memory.
- · Prints a message in the simulation log in case of incorrect addressing for other addresses.

#### 2.1.1 BFM Commands


Libero generates BFM files for FIC interfaces as shown in the following table.

Table 2-2. FIC Interface Address Ranges

Module	BFM file name
FIC0	PFSOC_MSS_FIC0
FIC1	PFSOC_MSS_FIC1
FIC3	PFSOC_MSS_FIC3
FIC4	PFSOC_MSS_FIC4
	<b>Note:</b> PFSOC_MSS_FIC4 BFM will be created for only S devices.

The following figure shows the BFM files that can be accessed from within the simulation folder in the Libero tool.

Figure 2-1. BFM Files in the Simulation Folder



All BFM commands specified in *Microchip DirectCore AMBA BFM User's Guide* and PolarFire PCI BFM and SmartFusion2 FPGA High Speed Serial Interface Simulation can be used to simulate the MSS.

The following code block shows typical BFM instructions.

```
#-----
# Enter your BFM commands in this file.
# Syntax:
          resource name base address;
# memmap
# write
         width resource_name byte_offset data;
width resource_name byte_offset;
# read
# readcheck width resource name byte offset data;
procedure main;
#FICO 38bit Master Address declaration commands with memmap below
memmap FPR BASE ADDR 38bit 0x2060000000;
memmap FPR_BASE_ADDR_38bit_0 0x20600f0000;
memmap FPR_BASE_ADDR_38bit_1 0x20fffffff8;
#FICO 32bit Master Address declaration commands with memmap below
memmap FPR BASE ADDR int 0x60000000;
memmap FPR BASE ADDR int 0 0x60003000; memmap FPR BASE ADDR int 1 0x60080000;
memmap FPR BASE ADDR int 2 0x68000000;
#Array creation command below
int array[100];
#Creating table command below
table LEGALISATION 0x0000 0x0000 0x0000 \
0x0000 0x0000 0xffff 0xffff \
0xffff 0xfffd 0xfe01 0xfff2
0xffff 0xfffd 0xfe05 0xffff
#Signal declaration command below
int u;
int 1:
#Writing data command below
          w FPR BASE ADDR 38bit 1 0x8 0x32323232 0xaaaaaaaa
#Reading data command below
read64
              w FPR_BASE_ADDR_38bit 1 0x8
#Reading and checking data command below
             w FPR_BASE_ADDR_38bit 1 0x8 0x32323232 0xaaaaaaaa
readcheck64
#Writing data command below
               w FPR_BASE_ADDR_38bit 0x0 0x10102020 0xaaaaaaaa
write64
#Writing data command below
```

```
w 0x70000000 0x0 0x10102020
#Reading data command below
read w 0x70000000 0x0
#Reading and checking data command below readcheck w 0x70000000 0x0 0x10102020
#Writing data command below
           h 0x70000000 0x32
#Reading data command below
      h 0x70000000 0x32
read
#Reading and checking data command below
readcheck h 0x70000000 0x32 0xdddd
#Writing data command below
write b 0x70000000 0x64
                                0xee
#Reading data command below
read
       b 0x70000000 0x64
#Reading and checking data command below
                b 0x70000000 0x64 0xee
readcheck
#Writing data command below
            w FPR BASE ADDR int 0x0 0x10102020
write
#Reading data command below
read
       w FPR BASE ADDR int 0x0
#Reading and checking data command below
readcheck w FPR BASE ADDR int 0x0 0x10102020
#Reading data and store command below
readstore x FPR BASE ADDR int 0x0 u
#Reading data and masking command below
          x FPR_BASE_ADDR_int 0x0 0x10102020 0xFFFFFFFF
readmask
#Writing burst data command below
writemult w FPR_BASE_ADDR_int 0 0x0 0xFFFFFFFF 0xEEEEEEEE 0xAAAAAAA 0xBBBBBBBB
0xccccccc
#Reading burst data command below
readmult w FPR BASE ADDR int 0 0x0 5
#Reading and checking burst data command below
readmultchk w FPR_BASE_ADDR_int_0 0x0 0xFFFFFFFF 0xEEEEEEEE 0xAAAAAAA 0xBBBBBBBB
0xCCCCCCC
#masking of poll data command below
pollmask w FPR_BASE_ADDR_int 0x0 0x10102020 0xFFFFFFFF
#position of pollbit command below
pollbit w FPR BASE ADDR int 0x0 5 0x1
#craeting poll data command below
      w FPR BASE ADDR int 0x0 0x10102020
poll
\#filling data command below
            w FPR_BASE_ADDR_int 0x40 3 0x00000000 0x0
fill
#writing data to table command below
writetable w FPR_BASE_ADDR_int 0x100 LEGALISATION 4
#writing to array command below
writearray w FPR BASE ADDR int 0x120 array[0] 1
#After filling check the data command below
fillcheck w FPR_BASE_ADDR_int 0x40 3 0x00000000 0x0
#reading table of data command below
readtable w FPR_BASE_ADDR_int 0x100 LEGALISATION 4
#reading array command below
readarray w FPR BASE ADDR int 0x120 array[0] 1
#ahb cycle command below
ahbcycle w FPR_BASE_ADDR_int_1 0x0 0xBBBBBBBB 0x0 #memory testing command below
memtest FPR BASE ADDR int 2 0x0 0x4 0x0 0x0 0x2
#Writing data command below
write64 w FPR BASE ADDR 38bit 0x0
                                          0x10102020 0xaaaaaaa
#Reading data command below
read64 w FPR BASE ADDR 38bit 0x0
#Reading and checking data command below
readcheck64
              w FPR BASE ADDR 38bit 0x0
                                          0x10102020 0xaaaaaaaa
#Reading data and store command below
readstore64 x FPR BASE ADDR 38bit 0x0 u l
#Display command below
print "Lower 32bits = %h", 1
print "Upper 32bits = %h", u
```

```
#Reading data and masking command below
             x FPR BASE ADDR 38bit 0x0
                                         0x10102020 0xaaaaaaaa 0xFFFFFFFF 0x0000FFFF
#Reading data and store command below
readstore64 x FPR BASE ADDR 38bit 0x0 u l
#Display command below
print "Lower 32bits = %h", 1
print "Upper 32bits = %h", u
#Writing burst data command below
             w FPR BASE ADDR 38bit 0 0x0 0xffffffff 0xEEEEEEEE 0xAAAAAAAA 0xBBBBBBBB
#Reading burst data command below
readmult64
               w FPR_BASE_ADDR_38bit_0 0x0 5
#Reading and checking burst data command below
readmultchk64
               w FPR BASE ADDR 38bit 0 0x0
                                             0 \times CCCCCCC \quad 0 \times DDDDDDDD \quad 0 \times \overline{01010101} \quad 0 \overline{101002020202} \quad 0 \times 030303030 \quad 0 \times BADCAD00
```

After adding a test bench to the design, you can use these BFM files to perform an MSS simulation by launching the Pre-Synth simulation.

The following is an example of a simulation log listing the BFM transactions.

```
# PFSOC FIC 0 BFM:45:read64 w 00000021 00000000 at 105 ns
# PFSOC_FIC_0_BFM:47:readcheck64 w 00000021 00000000 32323232 at 2863311530
                       108
# PFSOC FIC 0 BFM: Data Write 210000000 32323232aaaaaaaa
# PFSOC FIC 0 BFM:50:write64 w 00000020 60000000 10102020 aaaaaaaa at 248 ns
# PFSOC FIC 0 BFM: Data Read 2100000000 32323232aaaaaaaa at 385.077000ns
# PFSOC_FIC_0_BFM: Data Read 2100000000 32323232aaaaaaaaa MASK:fffffffffffffff at 525.105000ns
# PFSOC_FIC_0_BFM:55:read w 00000000 70000000 at 528 ns
# PFSOC FIC 0 BFM: Data Write 2060000000 10102020aaaaaaaa
# PFSOC FIC 0 BFM:57:readcheck w 00000000 70000000 10102020 at 668 ns
# PFSOC_FIC_0_BFM: Data Write 70000000 000000010102020
# PFSOC_FIC_0_BFM:59:write h 00000000 70000032 0000dddd at 808 ns
# PFSOC_FIC_0_BFM: Data Read 70000000 1010202010102020 at 945.189000ns
# PFSOC_FIC_0_BFM:61:read h 00000000 70000032 at 949 ns
# PFSOC_FIC_0_BFM: Data Read 70000000 1010202010102020 MASK:000000000ffffffff at 1085.217000ns
# PFSOC_FIC_0_BFM:63:readcheck h 00000000 70000032 0000dddd at 1089 ns
# PFSOC_FIC_0_BFM: Data Write 70000032 0000000dddd0000
# PFSOC_FIC_0_BFM:65:write b 00000000 70000064 000000ee at 1229 ns
# PFSOC_FIC_0_BFM: Data Read 70000032 xxxxxxxxddddxxxx at 1365.273000ns
# PFSOC_FIC_0_BFM:67:read b 00000000 70000064 at 1369 ns
# PFSOC_FIC_0_BFM: Data Read 70000032 xxxxxxxxddddxxxx MASK:00000000ffff0000 at 1505.301000ns
# PFSOC FIC 0 BFM:69:readcheck b 00000000 70000064 000000ee at 1509 ns
  PFSOC FIC 0 BFM: Data Write 70000064 00000000000000ee
# PFSOC FIC 0 BFM:72:write w 00000000 60000000 10102020 at 1649 ns
# PFSOC FIC 0 BFM: Data Read 70000064 xxxxxxeexxxxxxx at 1785.357000ns
# PFSOC FIC 0 BFM:74:read w 00000000 60000000 at 1789 ns
# PFSOC_FIC_0_BFM: Data Read 70000064 xxxxxxeexxxxxxxx MASK:000000ff00000000 at 1925.385000ns
# PFSOC_FIC_0_BFM:76:readcheck w 00000000 60000000 10102020 at 1929 ns
# PFSOC_FIC_0_BFM: Data Write 60000000 000000010102020
# PFSOC_FIC_0_BFM:79:readstore x 00000000 60000000 @101 at 2069 ns
# PFSOC_FIC_0_BFM: Data Read 60000000 1010202010102020 at 2205.441000ns
# PFSOC_FIC_0_BFM: Data Read 60000000 1010202010102020 MASK:000000000ffffffff at 2345.469000ns # PFSOC_FIC_0_BFM: Data Read 60000000 1010202010102020 at 2485.497000ns
\ \ \# PFSOC_FIC_0_BFM:81:readmask x 00000000 60000000 10102020 ffffffff at 2492 ns
# PFSOC FIC 0 BFM: (WARNING) writemult 32 bit command on 64 bit AXI bus is not allowed at
2495 ns
# PFSOC FIC 0 BFM: (WARNING) readmult 32 bit command on 64 bit AXI bus is not allowed at 2499
ns
# PFSOC FIC 0 BFM: (WARNING) readmultchk 32 bit command on 64 bit AXI bus is not allowed at
2502 ns
# PFSOC FIC 0 BFM:92:pollmask w 00000000 60000000 10102020 fffffffff at 2506 ns
# PFSOC FIC 0 BFM: Data Read 60000000 1010202010102020 MASK:00000000ffffffff at 2635.527000ns # PFSOC FIC 0 BFM: Data Read 60000000 1010202010102020 MASK:000000000ffffffff at 2785.557000ns
# PFSOC_FIC_0_BFM:94:pollbit w 00000000 60000000 5 1 at 2789 ns
# PFSOC_FIC_0_BFM: Data Read 60000000 1010202010102020 MASK:0000000000000000 at 2935.587000ns
# PFSOC_FIC_0_BFM:96:poll w 00000000 60000000 10102020 at 2939 ns
# PFSOC FIC 0 BFM: Data Read 60000000 1010202010102020 MASK:00000000fffffffff at 3085.617000ns
```

```
# PFSOC_FIC_0 BFM:100:writetable w 00000000 60000100 7 4 at 3239 ns
# PFSOC_FIC_0_BFM: Data Write 60000104 000000000000000
# PFSOC FIC 0 BFM:102:writearray w 00000000 60000120 1 1 at 3799 ns
# PFSOC_FIC_0_BFM:106:readtable w 00000000 60000100 7 4 at 4359 ns
# PFSOC_FIC_0_BFM: Data Read 60000044 00000000000000000 MASK:00000000fffffffff at 4495.899000ns
# PFSOC_FIC_0_BFM: Data Read 60000048 xxxxxxxxx00000000 MASK:00000000fffffffff at 4635.927000ns
# PFSOC_FIC_0_BFM: Data Read 60000100 000000000000000 MASK:0000000fffffffff at 4775.955000ns
# PFSOC_FIC_0_BFM: Data Read 60000104 000000000000000 MASK:0000000ffffffff at 4915.983000ns
# PFSOC_FIC_0_BFM:108:readarray w 00000000 60000120 1 1 at 4919 ns
# PFSOC_FIC_0_BFM: Data Read 60000108 00000000000000000 MASK:00000000ffffffff at 5056.011000ns
# PFSOC_FIC_0_BFM:110:idle w 00000000 60080000 bbbbbbbbb bbbbbbbb at 5059 ns
# PFSOC_FIC_0_BFM: Data Read 6000010c 0000000000000000 MASK:0000000ffffffff at 5196.039000ns # PFSOC_FIC_0_BFM:112: memtest Started at 5199 ns
# PFSOC_FIC_0_BFM: Address 00000000 68000000 Size 4 Cycles 0
# PFSOC_FIC_0_BFM: Data Read 60000120 xxxxxxxxxxxxxxxx at 5336.067000ns
# PFSOC_FIC_0_BFM:115:write64 w 00000020 60000000 10102020 aaaaaaaa at 5349 ns # PFSOC_FIC_0_BFM:117:read64 w 00000020 60000000 at 5353 ns
# PFSOC_FIC_0_BFM:119:readcheck64 w 00000020 60000000 10102020 at 2863311530
                  5356
ns
# PFSOC_FIC_0_BFM: Data Write 2060000000 10102020aaaaaaaa
# PFSOC_FIC_0_BFM:122:readstore64 x 00000020 60000000 @101 at 5499 ns
# PFSOC_FIC_0_BFM: Data Read 2060000000 10102020aaaaaaaa at 5636.127000ns # PFSOC_FIC_0_BFM: Data Read 2060000000 10102020aaaaaaaa MASK:fffffffffffffff at
5776.155000ns
\# PFSOC_FIC_0_BFM: Data Read 2060000000 10102020aaaaaaaa at 5916.183000ns \# PFSOC_FIC_0_BFM:Lower 32bits = aaaaaaaa
# PFSOC FIC 0 BFM:Upper 32bits = 10102020
 PFSOC_FIC_0_BFM:128:readmask64 x 00000020 60000000 10102020 aaaaaaaa fffffffff 0000fffff at
5923 ns
# PFSOC_FIC_0_BFM:131:readstore64 x 00000020 60000000 @101 at 5926 ns
# PFSOC_FIC_0_BFM: Data Read 2060000000 10102020aaaaaaaa MASK:ffffffff0000ffff at
6066.213000ns
# PFSOC_FIC_0_BFM: Data Read 2060000000 10102020aaaaaaaa at 6206.241000ns
# PFSOC_FIC_0_BFM:Lower_32bits = aaaaaaaa
# PFSOC_FIC_0_BFM:Upper 32bits = 10102020
# PFSOC_FIC_0_BFM:137:writemultiple64 x 00000020 600f0000 fffffffff ... at 6213 ns
# PFSOC FIC 0 BFM: Data Write 20600f0000 fffffffffeeeeeeee
# PFSOC_FIC_0_BFM: Data Write 20600f0008 aaaaaaaabbbbbbbbb
# PFSOC_FIC_0_BFM: Data Write 20600f0010 ccccccdddddddd
# PFSOC_FIC_0_BFM:139:readmult64 x 00000020 600f0000 10 at 6230 ns
# PFSOC_FIC_0_BFM: Data Write 20600f0018 0101010102020202
# PFSOC FIC 0 BFM: Data Write 20600f0020 03030303badcad00
# PFSOC_FIC_0_BFM: Data Read 20600f0000 fffffffffeeeeeeee at 6536.307000ns # PFSOC_FIC_0_BFM: Data Read 20600f0008 aaaaaaaabbbbbbbb at 6546.309000ns
# PFSOC_FIC_0_BFM: Data Read 20600f0010 ccccccdddddddd at 6556.311000ns
# PFSOC FIC 0 BFM:141:readmultchk64 x 00000020 600f0000 fffffffff .
# PFSOC_FIC_0_BFM: Data Read 20600f0018 0101010102020202 at 6566.313000ns
6716.343000ns
# PFSOC FIC 0 BFM: Data Read 20600f0008 aaaaaaaabbbbbbbb MASK:fffffffffffffff at
6726.345000ns
# PFSOC FIC 0 BFM: Data Read 20600f0010 cccccccdddddddd MASK:ffffffffffffff at
6736.347000ns
# PFSOC_FIC_0_BFM:144:return
# PFSOC_FIC_0_BFM: Data Read 20600f0018 0101010102020202 MASK:ffffffffffffffff at
6746.349000ns
# PFSOC FIC 0 BFM: Data Read 20600f0020 03030303badcad00 MASK:fffffffffffffff at
6756.351000ns
                    # FIC 0 BFM Simulation Complete - 50 Instructions - NO ERRORS
```



### 2.2 Interrupts

#### 2.2.1 F2H Interrupts

The MSS simulation model acknowledges assertion of the F2H interrupts. There are 64 F2H interrupt ports. When the MSS receives a valid active-high interrupt, it acknowledges them by printing a message as shown in the following code block.

```
# INFO : F2H_INTERRUPT[0] is asserted
# INFO : F2H_INTERRUPT[1] is asserted
# INFO : F2H_INTERRUPT[2] is asserted
# INFO : F2H_INTERRUPT[3] is asserted
# INFO : F2H_INTERRUPT[4] is asserted
# INFO : F2H_INTERRUPT[5] is asserted
# INFO : F2H_INTERRUPT[6] is asserted
# INFO : F2H_INTERRUPT[7] is asserted
# INFO : F2H_INTERRUPT[8] is asserted
# INFO : F2H_INTERRUPT[8] is asserted
# INFO : F2H_INTERRUPT[9] is asserted
# INFO : F2H_INTERRUPT[10] is asserted
```

The interrupt inputs should be high for one MSS clock; otherwise, the MSS model rejects the interrupt for being too low and prints a message as shown in the following code block.

```
# ERROR : F2H_INTERRUPT[0] must stay high for at least one MSS clock cycle
# ERROR : F2H_INTERRUPT[1] must stay high for at least one MSS clock cycle
# ERROR : F2H_INTERRUPT[2] must stay high for at least one MSS clock cycle
# ERROR : F2H_INTERRUPT[3] must stay high for at least one MSS clock cycle
# ERROR : F2H_INTERRUPT[4] must stay high for at least one MSS clock cycle
# ERROR : F2H_INTERRUPT[5] must stay high for at least one MSS clock cycle
# ERROR : F2H_INTERRUPT[6] must stay high for at least one MSS clock cycle
# ERROR : F2H_INTERRUPT[7] must stay high for at least one MSS clock cycle
# ERROR : F2H_INTERRUPT[8] must stay high for at least one MSS clock cycle
# ERROR : F2H_INTERRUPT[8] must stay high for at least one MSS clock cycle
# ERROR : F2H_INTERRUPT[9] must stay high for at least one MSS clock cycle
# ERROR : F2H_INTERRUPT[9] must stay high for at least one MSS clock cycle
```

#### 2.2.2 H2F Interrupts

The MSS simulation model allows you to use text files to set and clear H2F interrupts. To do this, add the following command in the run.do file:

```
vsim -L polarfire -L presynth -t 1ps -g H2F_MEMFILE=(path)/*.txt presynth.tb
```

#### For example:

```
vsim -L polarfire -L presynth -t 1ps -g H2F_MEMFILE=E:/mss_sim/h2f_sim.txt presynth.tb
```

There are 16 H2F interrupts. The following table lists their allocation in MSS.

#### Table 2-3. Allocating MSS Interrupts

H2F Line	Group
0	GPIO
1	MMUART, SPI, CAN
2	I <sup>2</sup> C
3	MAC0
4	MAC1
5	WATCHDOGS

continued	
H2F Line	Group
6	Maintenance
7	SCB
8	G5C-Message
9	DDRC
10	G5C-DEVRST
11	RTC/USOC
12	TIMER
13	ENVM, QSPI
14	USB
15	MMC/SDIO

Use text file based entries to set and clear an interrupt, see the following example.

```
Wait Time (Time to wait in number MSS PLL clock cycles, Hex)
Interrupt Value (16-bit value, Hex)
Wait time (Time to wait in number MSS PLL clock cycles, Hex)
Interrupt Value (16-bit value, Hex)
...
```

#### Example:

```
100 (Wait for 100 (256 in DEC) MSS PLL clock cycles)

FFFF (Set all 16 interrupts)

1000 (Wait for 1000 (4096 in DEC) MSS clock cycles)

0000 (Clear all 16 interrupts)
...
```

The H2F interrupts can be cleared by clearing an interrupt register bit in the corresponding peripheral. These AXI transactions can be generated by a Master in FPGA fabric.

#### Table 2-4. Clearing Interrupts

H2F Line	Group	AXI Address and Data Bits to Clear an Interrupt							
0	GPIO F		g5soc_mss_regmap:GPI O:INTR						
		Physical Address	0x2012 0080						
			0x2012 1080						
			0x2012 2080						
			0x2812 0080						
			0x2812 1080						
			0x2812 2080						
		Data	Bit-0: To clear an interrupt, write the bit with 1.						

# Libero® SoC v2021.2

## **Simulation Flow**

H2F Line	Group	AXI Address and Data	Bits to Clear an Interrupt						
1	MMUART	Reg	g5soc_mss_regmap:MM UART:IIM						
		Physical Address	0x2000 0028						
			0x2010 0028						
			0x2010 2028						
			0x2010 4028						
			0x2010 6028						
			0x2800 0028						
			0x2810 0028						
			0x2810 2028						
			0x2810 4028						
			0x2810 6028						
		Data	Reading the IIM register clears this interrupt.						
		Reg	g5soc_mss_regmap:MM UART:MM2						
		Physical Address	0x2000 0038						
			0x2010 0038						
			0x2010 2038						
			0x2010 4038						
			0x2010 6038						
			0x2800 0038						
			0x2810 0038						
			0x2810 2038						
			0x2810 4038						
			0x2810 6038						
		Data	Reading the MM2 clears the interrupt.						

MMUART	continued			
Physical Address	H2F Line	Group	AXI Address and Data	Bits to Clear an Interrupt
0x2010 004C   0x2010 204C   0x2010 404C   0x2010 604C   0x2010 604C   0x2800 004C   0x2810 004C   0x2810 004C   0x2810 204C   0x2810 604C   0x2810 604C   Data   Writing the RTO register clears this interrupt.   Reg   g5soc_mss_regmap:SPI:1   NT_CLEAR   Physical Address   0x2010 800C   0x2810 800C   0x2810 800C   0x2810 800C   0x2810 800C   0x2810 800C   0x2810 900C   0x2810 90C   0x2810 900C   0x2810 90C	1	MMUART	Reg	
0x2010 204C   0x2010 404C   0x2010 604C   0x2800 004C   0x2810 004C   0x2810 204C   0x2810 404C   0x2810 404C   0x2810 404C   0x2810 404C   0x2810 404C   0x2810 604C			Physical Address	0x2000 004C
Data				0x2010 004C
Data   SPI   Reg   GSoc_mss_regmap:SPI:1				0x2010 204C
Data   Writing the RTO register clears this interrupt.				0x2010 404C
Data				0x2010 604C
Data				0x2800 004C
Data				0x2810 004C
Data   Writing the RTO register clears this interrupt.				0x2810 204C
Data				0x2810 404C
Clears this interrupt.				0x2810 604C
NT_CLEAR			Data	
Data	1	SPI	Reg	
Data   Bit-5: Write 1 to clear the interrupt.   Bit-4: Write 1 to clear the interrupt.   Bit-4: Write 1 to clear the interrupt.   Bit-4: Write 1 to clear the interrupt.   Data   Bit-5: Write 1 to clear the interrupt.   Data   Data			Physical Address	0x2010 800C
Data   Bit-5: Write 1 to clear the interrupt. Bit-4: Wr				0x2010 900C
Data  Bit-5: Write 1 to clear the interrupt. Bit-4: Write 1 to clear the interrupt.  1 CAN — Not supported.  2 I <sup>2</sup> C — Not supported.  3 MACO — Not supported.  4 MAC1 — Not supported.  5 WATCHDOGS — Not supported.  6 Maintenance — Not supported.  7 SCB — Not supported.  8 G5C-Message — Not supported.  9 DDRC — Not supported.  10 G5C-DEVRST — Not supported.  11 RTC/USOC — Not supported.  12 TIMER — Not supported.				0x2810 800C
interrupt. Bit-4: Write 1 to clear the interrupt.  CAN — Not supported.  I <sup>2</sup> C — Not supported.  MAC0 — Not supported.  MAC1 — Not supported.  WATCHDOGS — Not supported.  Maintenance — Not supported.  SCB — Not supported.  SCB — Not supported.  Mot supported.  Not supported.  REC-Message — Not supported.  Mot supported.  REC-Message — Not supported.				0x2810 900C
2   I <sup>2</sup> C   — Not supported. 3   MACO   — Not supported. 4   MAC1   — Not supported. 5   WATCHDOGS   — Not supported. 6   Maintenance   — Not supported. 7   SCB   — Not supported. 8   G5C-Message   — Not supported. 9   DDRC   — Not supported. 10   G5C-DEVRST   — Not supported. 11   RTC/USOC   — Not supported. 12   TIMER   — Not supported. 13   ENVM,QSPI   — Not supported.			Data	interrupt. Bit-4: Write 1 to clear the
MAC0 — Not supported.  MAC1 — Not supported.  WATCHDOGS — Not supported.  Maintenance — Not supported.  SCB — Not supported.  G5C-Message — Not supported.  DDRC — Not supported.  G5C-DEVRST — Not supported.  RTC/USOC — Not supported.  TIMER — Not supported.  Not supported.	1	CAN	_	Not supported.
MAC1 — Not supported.  WATCHDOGS — Not supported.  Maintenance — Not supported.  SCB — Not supported.  G5C-Message — Not supported.  DDRC — Not supported.  G5C-DEVRST — Not supported.  RTC/USOC — Not supported.  TIMER — Not supported.  Not supported.  Not supported.	2	I <sup>2</sup> C	_	Not supported.
5WATCHDOGS—Not supported.6Maintenance—Not supported.7SCB—Not supported.8G5C-Message—Not supported.9DDRC—Not supported.10G5C-DEVRST—Not supported.11RTC/USOC—Not supported.12TIMER—Not supported.13ENVM,QSPI—Not supported.	3	MAC0	_	Not supported.
6Maintenance—Not supported.7SCB—Not supported.8G5C-Message—Not supported.9DDRC—Not supported.10G5C-DEVRST—Not supported.11RTC/USOC—Not supported.12TIMER—Not supported.13ENVM,QSPI—Not supported.	4	MAC1	_	Not supported.
7 SCB — Not supported. 8 G5C-Message — Not supported. 9 DDRC — Not supported. 10 G5C-DEVRST — Not supported. 11 RTC/USOC — Not supported. 12 TIMER — Not supported. 13 ENVM,QSPI — Not supported.	5	WATCHDOGS	_	Not supported.
8 G5C-Message — Not supported. 9 DDRC — Not supported. 10 G5C-DEVRST — Not supported. 11 RTC/USOC — Not supported. 12 TIMER — Not supported. 13 ENVM,QSPI — Not supported.	6	Maintenance	_	Not supported.
9 DDRC — Not supported.  10 G5C-DEVRST — Not supported.  11 RTC/USOC — Not supported.  12 TIMER — Not supported.  13 ENVM,QSPI — Not supported.	7	SCB	_	Not supported.
10 G5C-DEVRST — Not supported.  11 RTC/USOC — Not supported.  12 TIMER — Not supported.  13 ENVM,QSPI — Not supported.	8	G5C-Message	_	Not supported.
11 RTC/USOC — Not supported.  12 TIMER — Not supported.  13 ENVM,QSPI — Not supported.	9	DDRC	_	Not supported.
12 TIMER — Not supported.  13 ENVM,QSPI — Not supported.	10	G5C-DEVRST	_	Not supported.
13 ENVM,QSPI — Not supported.	11	RTC/USOC	_	Not supported.
	12	TIMER	_	Not supported.
14 USB — Not supported	13	ENVM,QSPI	_	Not supported.
110t Supported.	14	USB	_	Not supported.

continued								
H2F Line	Group	AXI Address and Data Bits to Clear an Interrupt						
15	MMC/SDIO	_	Not supported.					

### 2.3 User Cryptoprocessor

The FIC-4 is a dedicated interface for the User Cryptoprocessor. FIC-4 provides two 32-bit AHB-Lite bus interfaces between the User Cryptoprocessor and the FPGA fabric.

- · One interface is mastered by the FPGA fabric and the User Cryptoprocessor acts as slave.
- The other interface is mastered by the DMA controller of the User Cryptoprocessor and has a slave in the FPGA fabric.

The following table describes the simulation support for each crypto mode.

Table 2-5. Matching Crypto Modes with Simulation Support

Crypto Mode	Description	Simulation Support					
MSS	The Crypto block is available to the MSS only.	Yes, streaming interface is supported.					
Fabric	The Crypto block is available to the FPGA fabric only.	The AHB interface is exposed to FPGA fabric, simulation can be performed with Crypto.					
Shared-MSS	Initially, the Crypto block is connected to the MSS and can be requested by the FPGA fabric.	The AHB interface is exposed and simulation can be performed with Crypto in fabric mode and streaming interface in MSS mode.					
Shared-Fabric	Initially, the Crypto block is connected to the FPGA fabric and can be requested by the MSS.	The AHB interface is exposed and simulation can be performed with Crypto in fabric mode and streaming interface in MSS mode.					

The signals used to change the ownership from MSS to Fabric and vice versa are listed in the following table.

Table 2-6. Crypto IO Ports towards Fabric


Signal	Direction	Description
Crypto_fab_request	F2H	Fabric request or is using the Crypto block.
Crypto_mss_request	H2F	MSS request or is using the Crypto block.
Crypto_fab_release	F2H	Fabric released the core.
Crypto_mss_release	Internal	MSS released the core.
Crypto_fab_owner	H2F	Indicates that the Fabric owns the core, and the fabric interface is enabled.
Crypto_mss_owner	H2F	Indicates that the MSS owns the core and the fabric interface is disabled.

The Crypto block can be owned by either the fabric or MSS and the ownership can be transferred during operation. Transfer of ownership requires co-operation between the MSS and Fabric designs.

#### **Ownership Finite State Machine**

The ownership FSM runs on the SCB clock that is independent of the FPGA fabric and MSS clocking systems. During switchover events, the FSM will request that the SCB clock runs at 80 MHz rather than at 1 MHz idle rate.

Figure 2-2. Ownership Finite State Machine



#### 2.3.1 Fabric Mode

In Fabric mode, streaming interface is not enabled. You can perform read and write operation using the AHB interface.

**Note:** For more information about using Crypto block and performing simulation, see the AC464 Application Note: PolarFire FPGA: Implementing Data Security Using User Cryptoprocessor.

#### 2.3.2 MSS Mode

In MSS mode, only streaming interface simulations are supported. AHB interface is towards MSS and will not be exposed to Fabric. Libero SoC generates PFSOC\_MSS\_FIC4\_user.bfm file which can used to perform AXI transaction with crypto engine. Streaming interface is also called direct transfer interface. The direct transfer interface comprises of unidirectional data input and output ports, and associated handshakes for data transfer operations. Direct transfers are performed when explicitly commanded by the direct transfer instructions.

#### 2.3.2.1 DXI: Direct Transfer Block In

The DXI instruction copies a block of data from the direct transfer input port, **xwdata**, to the destination register starting at the location determined by the IA/ASEL/AOP field. During the execution of the DXI instruction, the value of the BOP field will be output on the **xwaddr** output port. The length of the transfer is given by the ALEN register. Transfers are controlled by the **xenable/xinaccept** handshake and the DXI instruction will run until the specified number of words have been transferred.

Table 2-7. Crypto DXI OPCODE and Operations


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DX	DXI: 0E						AS	EL	ΑO	Р									res	V.		В	ЭP								

Operation	Condition Codes	Registers
[ASEL](IA/AOP)← <b>xwdata xwaddr</b> ←BOP PC←PC+1	_	BER, MMR, TSR, FPR

#### **Direct Transfer Input Interface Operation and Timing**

The direct transfer input transaction occurs as the transmitting party drives **xwdata** and asserts **xenable**. The Crypto block indicates that it will accept the data on the next rising edge of **hclk** by asserting the **xinaccept** signal. If the **xinaccept** signal is negated, then the **xenable** and **xwdata** inputs will be ignored by the Crypto block. If the direct transfer input port is not used, the **xenable** signal should be tied high and the **xwdata** signal should be tied to a known value.

Figure 2-3. Crypto DXI Signal Waveform



To perform DXI operation in simulation, you need to provide write data on **xwdata** port of crypto engine. The following steps are needed to perform a DXI transaction.

Steps to be followed in PFSOC\_MSS\_FIC4\_user.bfm file:

 Declare "CSR\_MAIN" with the address Example:

```
memmap CSR_MAIN 0x00007f80;
memmap LIR_BASE_ADDR 0x00004000;
```

Give the purge, soft reset and out of soft reset by writing the following commands.

```
write w CSR_MAIN 0x0 0x00000020 // set purge
wait 300
write w CSR_MAIN 0x0 0x00000001 // soft reset
wait 300
write w CSR_MAIN 0x0 0x00000000 // out of reset
wait 300
write w CSR_MAIN 0x0 0x00000002 // clear complete
```

**User Guide** 

3. Once the above steps are completed, configure some of the registers to perform the DXI transactions. The following steps are the sequence to perform DXI transactions.

```
# Update Instructions
# Update Instructions in LIR registers, LIR register Address Range is from 4000h-5FFCh
\# set the number of instruction user need to perform, set the number of instruction in
command with SLN as opcode at bits [31:26] and number of instructions at bit [22:13]
write w 0x4000 0x3010e1ce # SLN 0x087,0x1ce # write the opcode in bits[31:26] and address at [22:13], [9:0] is the address which
user is able to see same address on xwaddr port while performing DXI transaction.
# opcode of DXI is OXE.
write w 0x4008 0x0 0x3846a13f # DXI BER:0x235, BER:0x13f
write w 0x400c 0x0 0x74040800 # HLRA
# write the csrmain register to Start computation command bit
write w 0x7F80 0x0 0x10
#write the csrmain register to Write-only clear CMPLT flag bit
write w 0x00007f80 0x0 00000002
#read the csr main register
read w 0x00007f80 0x0 #
wait 300
```

4. Once the above steps are completed, wait for some time and read the data from the address. Address can be calculated as DXI BER X 4 (0x235 X 4 = 08d4).

You can read the data from address 0x8d4 till the length which was given in SLN register using 32\_bit /64 bit transactions.

You can get the same data that was given on the xwdata port when you do a read transaction in the BFM.

```
#Read data at BER:0x235
set offset 0x08d0
loop CNT 1 68 1
read64 w offset 0x0
set offset offset + 8
endloop
```

#### Steps to be followed in the testbench:

- 1. Once the crypto engine setup is done for DXI transfer by bfm master, you will receive CRYPTO\_XINACCEPT\_M2F signal as high and CRYPTO\_XWADDR\_M2F as "13f" (which you set in the DXI execution command). Assert CRYPTO\_XENABLE\_F2M and provide the data on CRYPTO\_XWDATA\_F2M.
- 2. Dessert the CRYPTO\_XENABLE\_F2M when CRYPTO\_XINACCEPT\_M2F is zero. The following code block shows the example commands used in a design.

```
#################################
#######DXI INTERFACE#########
##################################
procedure main;
memmap CSR MAIN 0x00007f80;
memmap LIR BASE ADDR 0x00004000;
memmap FPR BASE ADDR 0x00003000;
memmap BER BASE ADDR 0x0000000;
int offset
int CNT
write w CSR MAIN 0x0 0x00000020 // set purge
wait 300
write w CSR MAIN 0x0 0x00000001 // soft reset
wait 300
write w CSR MAIN 0x0 0x00000000 // out of reset
wait 300
write w CSR MAIN 0x0 0x00000002 // clear complete
# Update Instructions in LIR registers
#LIR Adress Range --4000h-5FFCh LIR Linear instruction register
# set the number of instruction command at bit [22:13]
write w 0x4000 0x0 0x3010e13h # SLN 0x087,0x1ce
### write the opcode in bits[31:26] and address at [22:13] and [9:0] is the address
## we see on xaddr while perfoming DXI transaction.
```

```
### opcode of DXI is 0XE.
write w 0x4008 0x0 0x3846a000 # DXI BER:0x235, BER:0x13f
write w 0x400c 0x0 0x74040800
write w 0x7F80 0x0 0x10 # write the csrmain register to Start computation command bit
write w 0x00007f80 0x0 00000002
#write the csrmain register to Write-only clear CMPLT flag bit
read w 0x00007f80 0x0
#read the csr main register
wait 300
#Read data at BER:0x235
set offset 0x08d0
loop CNT 1 68 1
   read64 w offset 0x0
     set offset offset + 8
endloop
return
```

#### 2.3.2.2 DXO: Direct Transfer Block Out

The DXO instruction copies a block of data to the direct transfer output port, **xrdata**, from the source register starting at the location determined by the IB/BSEL/BOP field. During the execution of the DXO instruction, the value of the AOP field will be output on the **xraddr** output port. The length of the transfer is given by the ALEN register. Transfers are controlled by the **xvalidout/xoutack** handshake, and the DXO instruction runs until the specified number of words have been transferred.

Table 2-8. Crypto DXO OPCODE and Operations


3	3	2	2	2 7	2	2 5	2	2	2 2	2	2	1 9	1 8	1 7	1	1 5	1 4	1 3	1 2	1	1	9	8	7	6	5	4	3	2	1	0
DX	(O: (	0F				Re d	eser	ve	AC	P									I B	BS L	E	ВС	P				'				

Operation	Condition Codes	Registers
xrdata←[BSEL](IB/BOP) xraddr←AOP PC←PC+1	_	BER, MMR, TSR, FPR

#### **Direct Transfer Output Interface Operation and Timing**

The direct transfer output transaction occurs as the rising edge of hclk, data is presented on xrdata, and the xvalidout signal is asserted. The receiving party indicates receipt of the data by asserting the xoutack signal, which is sampled on the rising edge of hclk by the Crypto block. The xoutack signal may be asserted on the same clock cycle that xvalidout is asserted or any subsequent clock cycle. The following waveform shows an example where the xoutack is asserted one cycle after xvalidout is asserted. If xvalid-out is negated, then the xoutack signal is ignored.

Figure 2-4. Crypto DXO Signal Waveform



Following are the steps that need to be followed to perform DXO transaction.

Steps to be followed in PFSOC MSS FIC4 user.bfm file:

1. Declare "CSR\_MIAN" with the address Example:

```
memmap CSR_MAIN 0x00007f80;
memmap LIR_BASE_ADDR 0x00004000;
```

2. Give the purge, soft reset and out of soft reset by writing the following commands.

```
write w CSR_MAIN 0x0 0x00000020 // set purge
wait 300
write w CSR_MAIN 0x0 0x00000001 // soft reset
wait 300
write w CSR_MAIN 0x0 0x00000000 // out of reset
wait 300
write w CSR_MAIN 0x0 0x00000002 // clear complete
```

3. Once the above steps are completed write the at address that you are writing along with DXO op code and the number of instructions that you are giving in SLN command.

```
write w 0x0b18 0x0 0x290cadba
write w 0x0b1c 0x0 0x85b3d5b1
.
.
.
.
write w 0x0c18 0x0 0x8f7f3ff6
```

4. After writing the write data, configure some of the registers to perform the DXO transactions. Perform DXO transactions in the following sequence.

```
#Provide the number of instruction user need to perform, set the number of instructions
in command with
#SLN as opcode at [31:26] and address at bit [22:13]
write w 0x5000 0x0 0x300820a7 # SLN 0x041,0x0a7
# write the opcode in bits[31:26] and address where user need to write data at [9:0].
[22:13] is the address which user can see on xraddr while performing DXO transaction.
# opcode of DXO is 0XF.
write w 0x5004 0x0 0x3c6342c6
# DXO BER:0x31a, BER:0x2c6
write w 0x5008 0x0 0x74040800
# HLRA is the compulsory command we need to write
#write the csrmain register to Start computation command bit
write w 0x780 0x0 0x10
# to read the status of the transaction
read w 0x80000000 0x0
```

5. You will get the read data on **xrdata** port which is accessible to fabric.

Steps to be followed in the testbench:

- 1. Once the crypto engine setup is done for DXO transfer by bfm master you will receive the CRYPTO\_XVALIDOUT\_M2F signal as high. Assert CRYPTO\_XOUTACK\_F2M and read data on CRYPTO\_XRDATA\_F2M.
- 2. Dessert the CRYPTO XOUTACK F2M when CRYPTO XVALIDOUT M2F is zero.
- You can get the same data that you wrote from the PFSOC MSS FIC4 user.bfm file.

The following code block shows the example commands for DXO interface used in a design.

```
wait 300
write w CSR MAIN 0x0 0x00000000
                                   // out of reset
wait 300
write w CSR MAIN 0x0 0x00000002
                                  // clear complete
//writing the data in the adaress
//(adxo adress divide by 4)
//which we are giving in the DXO regsiter
write w 0x0b18 0x0 0x290cadba
write w 0x0b1c 0x0 0x85b3d5b1
write w 0x0b20 0x0 0x5cead81e
write w 0x0b24 0x0 0x37295bce
write w 0x0b28 0x0 0xd4368de7
write w 0x0b2c 0x0 0x6e6a9a56
write w 0x0b30 0x0 0xcdc436d5
write w 0x0b34 0x0 0x88d7b83f
write w 0x0b38 0x0 0x19966aec
write w 0x0b3c 0x0 0x997bab2b
write w 0x0b40 0x0 0x8a468a5f
write w 0x0b44 0x0 0xa413c77b
write w 0x0b48 0x0 0x5968d480
write w 0x0b4c 0x0 0xa56447e3
write w 0x0b50 0x0 0xf2158e5b
write w 0x0b54 0x0 0xdc96b803
write w 0x0b58 0x0 0x6d2469c0
write w 0x0b5c 0x0 0x5a23c3ee
write w 0x0b60 0x0 0x5d704806
write w 0x0b64 0x0 0x01840f82
write w 0x0b68 0x0 0xb3843909
write w 0x0b6c 0x0 0x768f73b0
write w 0x0b70 0x0 0x74a771e6
write w 0x0b74 0x0 0x043cf308
write w 0x0b78 0x0 0x51e1eb8a
write w 0x0b7c 0x0 0xd5e33ef3
write w 0x0b80 0x0 0x7b4ac9e8
write w 0x0b84 0x0 0x501f4830
write w 0x0b88 0x0 0xa85a6c97
write w 0x0b8c 0x0 0xe893f45f
write w 0x0b90 0x0 0x81966fdd
write w 0x0b94 0x0 0x59d3d388
write w 0x0b98 0x0 0x01e420f6
write w 0x0b9c 0x0 0xa2ee76c3
write w 0x0ba0 0x0 0x86caf5bf
write w 0x0ba4 0x0 0xaab33ea9
write w 0x0ba8 0x0 0x1014d0f0
write w 0x0bac 0x0 0x6666031c
write w 0x0bb0 0x0 0xdec269f9
write w 0x0bb4 0x0 0x9d972097
write w 0x0bb8 0x0 0x7f251d52
write w 0x0bbc 0x0 0xe6d72245
write w 0x0bc0 0x0 0x0f5c6fac
write w 0x0bc4 0x0 0xebeea91d
write w 0x0bc8 0x0 0xda1da3d1
write w 0x0bcc 0x0 0xb6a81b9b
write w 0x0bd0 0x0 0xdbb136a3
write w 0x0bd4 0x0 0x6678b258
write w 0x0bd8 0x0 0xd1527aad
write w 0x0bdc 0x0 0xafd324e7
write w 0x0be0 0x0 0x207513b0
write w 0x0be4 0x0 0xf5ba6243
write w 0x0be8 0x0 0x1937ac22
write w 0x0bec 0x0 0x46a7fe06
write w 0x0bf0 0x0 0x2b00efc2
write w 0x0bf4 0x0 0x9b02fdc3
write w 0x0bf8 0x0 0x8555b4a5
write w 0x0bfc 0x0 0x8f564f8f
write w 0x0c00 0x0 0x0dc07d70
write w 0x0c04 0x0 0xd5953ef5
write w 0x0c08 0x0 0xb71ebd1f
write w 0x0c0c 0x0 0xf8ee65e3
write w 0x0c10 0x0 0x384a2df0
write w 0x0c14 0x0 0xaf708549
write w 0x0c18 0x0 0x8f7f3ff6
#Provide the number of instructions we need to perform
```

```
#set the number of instructions in command with
#SLN as opcode at [31:26] and address at bit [22:13]
write w 0x5000 0x0 0x300820a7 # SLN 0x041,0x0a7

### write the opcode in bits[31:26] and address at [9:0] and [22:13] is the address
## we see on xaddr while performing DXO transaction.
### opcode of DXO is 0XF.

write w 0x5004 0x0 0x3c6342c6 # DXO BER:0x31a, BER:0x2c6
write w 0x5008 0x0 0x74040800 # HLRA is the compulsory command we need to write

#write the csrmain register to Start computation command bit
write w 0x7F80 0x0 0x10

# To start read execution
read w 0x80000004 0x0
```

#### 2.3.3 Shared MSS Mode

By default, Crypto is in MSS mode. In this mode, streaming interface simulations are supported. You can perform the same operations which are performed in MSS mode.

To change Crypto from MSS mode to Fabric mode the following sequence needs to be followed.

#### Steps to be followed in PFSOC MSS FIC4 user.bfm file

Request crypto controller from MSS mode to Fabric mode by writing mss\_release =1 and mss request ='b0;. You can also perform this operation by writing IOWRITE is set to 2 in PFSOC MSS FIC4 user.bfm.

```
IOWRITE 0x00000002
```

#### Steps to be followed in the testbench

Once you have requested the Crypto controller from user.bfm file, assert CRYPTO\_REQUEST\_F2M and deassert CRYPTO RELEASE F2M to change the mode from MSS mode to Fabric mode.

After changing into Fabric mode, you can perform the same operations which are performed in Fabric mode and MSS interface will be disconnected from Crypto block.

#### 2.3.4 Shared Fabric Mode

By default, Crypto is in Fabric mode. You can perform the same operations which are performed in Fabric mode. The following steps are to change Crypto from Fabric mode to MSS mode.

#### Steps to be followed in PFSOC MSS FIC4 user.bfm file

Request the Crypto controller to change from Fabric mode to MSS mode by writing mss\_release =0 and mss request =1'b1;. You can also perform this operation by writing IOWRITE is set to 1 in PFSOC MSS FIC4 user.bfm.

```
IOWRITE 0x0000001
```


#### Steps to be followed in the testbench

Once you have requested crypto controller from user.bfm file, deassert CRYPTO\_REQUEST\_F2M and assert CRYPTO RELEASE F2M to change the mode from Fabric mode to MSS mode.

#### 2.4 DDR Controller

To enable fast simulation, the DDR controller follows a BFM behavioral model: It is a single model for "DDR controller + PHY + DDR Memory", with no activity seen on the DDR pins connected to external DDR memory. DDR memory is modeled as a sparse array, and performs address decoding and prints row, column, bank, and rank address information in a simulation log.

Figure 2-5. Unused DDR



When no DDR memory is selected in MSS standalone configurator, in such case, if FIC is trying to access the DDR memory then MSS simulation model displays the following message in the simulation log.

# DDR is set to unused in the MSS Configuration, cannot process AXI transaction with address 00c7000000.

The MSS standalone configurator configures the MSS DDR and generates configuration parameters. The simulation model considers only the parameters in the following table.

Table 2-9. MSS DDR Configuration Parameter Support

MSS Configurator	Considered Parameters
DDR_DDRC_CFG_CHIPADDR_MAP_CFG_CHIPADDR_MAP	All possible values
DDR_DDRC_CFG_BANKADDR_MAP_0_CFG_BANKADDR_MAP_0	All possible values
DDR_DDRC_CFG_ROWADDR_MAP_0_CFG_ROWADDR_MAP_0	All possible values
DDR_DDRC_CFG_ROWADDR_MAP_1_CFG_ROWADDR_MAP_1	All possible values
DDR_DDRC_CFG_ROWADDR_MAP_2_CFG_ROWADDR_MAP_2	All possible values
DDR_DDRC_CFG_ROWADDR_MAP_3_CFG_ROWADDR_MAP_3	All possible values
DDR_DDRC_CFG_COLADDR_MAP_0_CFG_COLADDR_MAP_0	All possible values
DDR_DDRC_CFG_COLADDR_MAP_1_CFG_COLADDR_MAP_1	All possible values
DDR_DDRC_CFG_COLADDR_MAP_2_CFG_COLADDR_MAP_2	All possible values
DDR_DDRC_CFG_MEM_COLBITS_CFG_MEM_COLBITS	All possible values
DDR_DDRC_CFG_MEM_ROWBITS_CFG_MEM_ROWBITS	All possible values
DDR_DDRC_CFG_MEM_BANKBITS_CFG_MEM_BANKBITS	All possible values
DDR_DDRC_CFG_NUM_RANKS_CFG_NUM_RANKS	All possible values
DDR_DDRC_CFG_MANUAL_ADDRESS_MAP_CFG_MANUAL_ADDRESS_MAP	All possible values
DDR_DDRC_CFG_MEMORY_TYPE_CFG_MEMORY_TYPE	All possible values
DDR_DDRC_CFG_BG_INTERLEAVE_CFG_BG_INTERLEAVE	All possible values
DDR_DDRC_CFG_BL_MODE_CFG_BL_MODE	8
DDR_DDRC_CFG_DQ_WIDTH_CFG_DQ_WIDTH	All possible values
DDR_DDRC_CFG_CWL_CFG_CWL(DDR3/3L/4)	All possible values

continued								
MSS Configurator	Considered Parameters							
DDR_DDRC_CFG_CL_CFG_CL(DDR3/3L/4)	All possible values							
DDR_DDRC_CFG_WL_CFG_WL(LPDDR3/4)	All possible values							
DDR_DDRC_CFG_RL_CFG_RL(LPDDR3/4)	All possible values							
DDR_DDRC_CFG_CLK_FREQ	All possible values							

The simulation model has the following limitations.

Table 2-10. MSS DDR Model Limitations

Sr. No.	Limitations
1	AXI transactions with 64-bit data only are supported. There is no support for word (32-bit)-, halfword (16-bit)-, and byte (8-bit)-based AXI transactions.
2	Supports Burst Length of Fixed BL8 only.

In the context of page hits and page misses in real time applications, this simulation model always considers page hits to avoid latencies caused by page misses.

You can access MSS-DDR from any FIC interface and can choose to share (compromise) bandwidth to the QoS master. By default this QoS master is enabled and accesses the DDR with default configurations. Refer section QoS Parameter for more details.


The fabric master can access the DDR memory with the following AXI address region.

Table 2-11. AXI Address Region

Туре	64-bit Address Start	64-bit Address End	32-bit Address Start	32-bit Address End
Non-Cache access	0x14_0000_0000	0x17_ffff_ffff	0xc000_0000	0xcfff_ffff
Non-Cache WCB access	0x18_0000_0000	0x1b_ffff_ffff	0xd000_0000	0xdfff_ffff

In DDR Memory Partition tab of MSS standalone configurator, the DDR memory is partitioned into Cached and Non-Cached region as shown in the following figure.

#### Figure 2-6. DDR Memory Partition



The standalone MSS configurator calculates the Physical DDR offset for each region and this information is also used by the MSS simulation model. Currently MSS-DDR simulation model supports access of Non-cache region only from FPGA fabric.

Once user configures the MSS-DDR and creates a Libero project, they can launch the pre-synthesis simulation. The following is an example of a simulation log of a fabric master, for example PCIe-BFM accessing MSS-DDR.

```
# AMBA BFM Model
 Version 2.1 22Dec08
# Opening BFM Script file PCIE 1.vec
# Read 41 Vectors - Compiler Version 26.28
# BFM : Filenames referenced in Vectors
# PF PCIE C1 PF PCIE C1 0 PF PCIE PCIE 1 user.bfm
# BFM:22:writemultiple64 x c7000000 000000000 ... at 105 ns # BFM: Data Write c7000000 000000000000001
# BFM:24:readmultchk64 x c7000000 00000000 ... at 145 ns
 BFM: Data Write c7000008 0000000000000002
# Writing to DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000000, data = 00000001
\# Writing to DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000001, data = 00000000 \# Writing to DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000002, data = 000000002
# Writing to DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000003, data = 00000000 # Writing to DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000004, data = 00000003
# Writing to DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000005, data = 00000000
# Writing to DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000006, data = xxxxxxxx # Writing to DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000007, data = xxxxxxxx
# BFM: Data Write c7000010 000000000000000
# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000000, data = 00000001 # Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000001, data = 00000000
 Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000002, data = 00000002
# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000003, data = 00000000
# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000004, data = 00000003
# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000005, data = 00000000
# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000006, data = xxxxxxxx
 Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000007, data = xxxxxxxx
# BFM: Data Read c7000000 0000000000000001 MASK:ffffffffffffffff at 385.000000ns
# BFM:27:return
# BFM: Data Read c7000008 000000000000000 MASK:ffffffffffffffff at 395.00000ns
# BFM: Data Read c7000010 00000000000000 MASK:ffffffffffffffff at 405.00000ns
# PCIE1 BFM Simulation Complete - 3 Instructions - NO ERRORS
```

You can disable the row, column related prints coming from the emulated DDR memory by using vsim commands as described in following table.

Table 2-12. MSS DDR vsim Parameters

Parameter	Description	Value
DEBUG_MEM	Enable/disable the prints coming from DDR memory in simulation log	1: Prints row, column related information in simulation log (Default)
	You can change the value of this parameter through vsim commands like below	0: Does not prints row, column related information in simulation log
	To disable the prints:	
	vsim -L polarfire - L presynth -t 1ps - gDEBUG_MEM=0 presynth.tb	

The following is an example of a simulation log where PCIe-BFM accessing MSS-DDR with DDR memory and prints are disabled.

```
############
 AMBA BFM Model
 Version 2.1 22Dec08
# Opening BFM Script file PCIE 1.vec
# Read 41 Vectors - Compiler Version 26.28
# BFM : Filenames referenced in Vectors
# PF PCIE C1 PF PCIE C1 0 PF PCIE PCIE 1 user.bfm
 BFM:22:\overline{writemultiple64}\ \overline{x}\ c7000000\ 000000000\ \dots at 105 ns
# BFM: Data Write c7000000 0000000000000001
# BFM:24:readmultchk64 x c7000000 00000000 ... at 145 ns
 BFM: Data Write c7000008 000000000000002
# BFM: Data Write c7000010 000000000000000
# BFM: Data Read c7000000 0000000000000001 MASK:ffffffffffffffff at 385.000000ns
# BFM:27:return
# BFM: Data Read c7000008 0000000000000002 MASK:ffffffffffffffff at 395.000000ns
 BFM: Data Read c7000010 000000000000000 MASK:fffffffffffffff at 405.000000ns
 PCIE1 BFM Simulation Complete - 3 Instructions - NO ERRORS
```

#### 2.5 QoS Parameter

The QoS feature allows bandwidth to be shared for the fabric masters while accessing DDR. To share bandwidth, an AXI master (referred as QoS master) is connected internally at the AXI switch that performs the DDR access. This AXI master, which is hidden from you, performs DDR access controlled through QoS parameters. The QoS is enabled only when DDR is enabled.

You can change the QoS parameter values using vsim commands while launching the simulation, to do so, see the following table.

Table 2-13. MSS QoS Parameters

Parameter	Description	Default Value
QOS_AXI_CLKS	Number of AXI clocks at which QoS master performs read/write AXI transactions with DDR. To change the value of this parameter, use vsim command as shown below:	5000
	vsim -L polarfire -L presynth -t lps -g	
	QOS_AXI_CLKS = 10000 presynth.tb	
QOS_START_ADDRESS	Base address for QoS operation. Change this address if the same address region is being used by another application through FIC. To avoid contention between QoS and FIC accessing the same DDR region, shift the QoS access region to an unused address region. To change the value of this parameter, use vsim command as shown below:  For 38-bit: vsim -L polarfire -L presynth -t 1ps - gQOS_START_ADDRESS=38'h1600000000 presynth.tb  For 32-bit: (also need to change	38'h00_C000_0000
	DDR_ADDRESS_REGION for 32-bit) vsim - L polarfire -L presynth -t 1ps -gQOS_START_ADDRESS=32'hcd000000 - gDDR_ADDRESS_REGION=0 presynth.tb	
NO_OF_QOS_TRANSACTIONS	Number of burst read/write transactions performed by QoS at regular or cyclic interval of QOS_AXI_CLKS. If set to zero, QoS does not perform any AXI transactions to DDR and the entire bandwidth is allocated to FICs.  Note: Make sure the QOS_AXI_CLKS value is much greater than the finish time of all QoS AXI transactions. The smallest burst size typically uses:  10 AXI clocks for read or write burst transaction with DQ=16. 20 AXI clocks for read or write burst transaction with DQ=16.  To change the value of this parameter, use vsim command as shown below:  vsim -L polarfire -L presynth - t 1ps -gNO_OF_QOS_TRANSACTIONS=512 presynth.tb	128 when DDR is used.

The following shows an example of a simulation log where a fabric QoS master accesses DDR with number of QoS transactions set to ONE.

## Libero® SoC v2021.2

### **Simulation Flow**

```
# Writing to DDR3 Memory @ rank = 0, bank = 00, row = 00000, col = 00000002, data = 12355577

# Writing to DDR3 Memory @ rank = 0, bank = 00, row = 00000, col = 00000003, data = aabbccdd

# Writing to DDR3 Memory @ rank = 0, bank = 00, row = 00000, col = 00000004, data = 12365476

# Writing to DDR3 Memory @ rank = 0, bank = 00, row = 00000, col = 00000005, data = aabbccdd

# Writing to DDR3 Memory @ rank = 0, bank = 00, row = 00000, col = 00000006, data = 12375375

# Writing to DDR3 Memory @ rank = 0, bank = 00, row = 00000, col = 00000007, data = aabbccdd

# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00000, col = 000000007, data = 12345678

# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00000, col = 000000001, data = aabbccdd

# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00000, col = 00000001, data = aabbccdd

# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00000, col = 00000001, data = aabbccdd

# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00000, col = 00000003, data = aabbccdd

# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00000, col = 00000003, data = aabbccdd

# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00000, col = 000000004, data = 12365476

# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00000, col = 000000004, data = 12375375

# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00000, col = 00000006, data = aabbccdd

# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00000, col = 00000006, data = aabbccdd

# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00000, col = 00000006, data = aabbccdd
```

# 3. Revision History

Revision	Date	Description
С	08/2021	This document is released with Libero SoC Design Suite v2021.2 without changes from v2021.1.
В	04/2021	<ul> <li>The following list of changes are made in this revision.</li> <li>Updated Figure 1.</li> <li>Updated Figure 2-5.</li> <li>Updated Table 2-4.</li> </ul>
А	11/2020	Document converted to Microchip template. Initial Revision.

## 4. Microchip FPGA Technical Support

Microchip FPGA Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. This section provides information about contacting Microchip FPGA Products Group and using these support services.

#### 4.1 Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call 800.262.1060
- From the rest of the world, call 650.318.4460
- Fax, from anywhere in the world, 650.318.8044

### 4.2 Customer Technical Support

Microchip FPGA Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microchip FPGA Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

You can communicate your technical questions through our Web portal and receive answers back by email, fax, or phone. Also, if you have design problems, you can upload your design files to receive assistance. We constantly monitor the cases created from the web portal throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

Technical support can be reached at soc.microsemi.com/Portal/Default.aspx.

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), log in at soc.microsemi.com/Portal/Default.aspx, go to the **My Cases** tab, and select **Yes** in the ITAR drop-down list when creating a new case. For a complete list of ITAR-regulated Microchip FPGAs, visit the ITAR web page.

You can track technical cases online by going to My Cases.

#### 4.3 Website

You can browse a variety of technical and non-technical information on the Microchip FPGA Products Group home page, at www.microsemi.com/soc.

#### 4.4 Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support at (https://soc.microsemi.com/Portal/Default.aspx) or contact a local sales office.

Visit About Us for sales office listings and corporate contacts.

## The Microchip Website

Microchip provides online support via our website at <a href="www.microchip.com/">www.microchip.com/</a>. This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
  guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## **Product Change Notification Service**

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

## **Customer Support**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

## Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features
  of the Microchip devices. We believe that these methods require using the Microchip products in a manner
  outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code
  protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code
  protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly
  evolving. We at Microchip are committed to continuously improving the code protection features of our products.
  Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act.
  If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue
  for relief under that Act.

© 2021 Microchip Technology Inc. User Guide DS50003088C-page 30

## **Legal Notice**

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-8527-8

# **Quality Management System**

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# **Worldwide Sales and Service**

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
Tel: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
Technical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
www.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
Web Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
www.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
Atlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Duluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
Tel: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
Fax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
Austin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Tel: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Boston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Westborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
Tel: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
Fax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
Itasca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
Tel: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
Fax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
Dallas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
Addison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
Tel: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
Fax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
Detroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
Novi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
Tel: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
Houston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
Tel: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
Indianapolis	China - Xiamen		Tel: 31-416-690399
Noblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
Tel: 317-773-8323	China - Zhuhai		Norway - Trondheim
Fax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
Tel: 317-536-2380			Poland - Warsaw
Los Angeles			Tel: 48-22-3325737
Mission Viejo, CA			Romania - Bucharest
Tel: 949-462-9523			Tel: 40-21-407-87-50
Fax: 949-462-9608			Spain - Madrid
Tel: 951-273-7800 Raleigh, NC			Tel: 34-91-708-08-90
• .			Fax: 34-91-708-08-91
Tel: 919-844-7510 New York, NY			Sweden - Gothenberg Tel: 46-31-704-60-40
Tel: 631-435-6000			Sweden - Stockholm
San Jose, CA			Tel: 46-8-5090-4654
Tel: 408-735-9110			UK - Wokingham
Tel: 408-436-4270			Tel: 44-118-921-5800
Canada - Toronto			Fax: 44-118-921-5820
Tel: 905-695-1980			1 ax. 77-110-02 1-0020
Fax: 905-695-2078			
1 ax. 505-555-2010			