

# **SmartDesign User Guide**

### Introduction

SmartDesign is a visual block-based design creation and entry tool for the instantiation, configuration, and connection of Microchip IPs, user-generated IPs, and custom and glue-logic HDL modules. This tool provides a canvas for stitching together the various design components. The final result from SmartDesign is a design-rule-checked and synthesis-ready HDL file. A generated SmartDesign can be the entire FPGA design or a component subsystem to be reused in a larger design.

The following design objects can be instantiated in the SmartDesign Canvas:

- · Microchip IP Cores
- User-generated or third-party IP Cores
- HDL design files
- HDL Core design files
- · Basic macros
- Other SmartDesign components generated from SmartDesign in the current Libero<sup>®</sup> SoC project or imported from other Libero SoC projects
- · Reusable design blocks published from Libero SoC

# **Table of Contents**

Intr	oductio	on	1	
1.	About	t SmartDesign	4	
	1.1.	Canvas Layout	4	
	1.2.	SmartDesign in the Libero SoC Design Flow	4	
	1.3.	Instantiating Components into SmartDesign Canvas	5	
	1.4.	SmartDesign Canvas and Component Display	7	
	1.5.	SmartDesign Tcl Commands	7	
2.	SmartDesign Icons, Hotkeys, and Menu Items			
	2.1.	SmartDesign Icons	8	
	2.2.	SmartDesign Hotkeys	10	
	2.3.	Click-and-Drag Operations	11	
3.	Smar	tDesign User Actions	14	
	3.1.	Net Actions	14	
	3.2.	Instance Actions	15	
	3.3.	Pin/Port Actions	19	
	3.4.	Copy, Cut, and Paste	24	
	3.5.	View Memory Map	27	
4.	Desig	ning with SmartDesign	37	
	4.1.	Create a Top-Level SmartDesign Component	37	
	4.2.	Creating Hierarchical Smart Design	38	
	4.3.	Manage Synthesis Attributes	40	
	4.4.	Configure/Instantiate Components	42	
	4.5.	Make the Connections	46	
	4.6.	Add or Modify Top-Level Ports	50	
	4.7.	Invoke DRC on the Design	51	
	4.8.	Generate the Top-Level Component	51	
5.	Desig	n Navigation Features	53	
	5.1.	Expand and Fold Instance	53	
	5.2.	Magnify Pin	56	
	5.3.	Go To Driver	56	
6.	Appei	ndix A - FAQ	57	
	6.1.	Instantiating into your SmartDesign	57	
	6.2.	Working in SmartDesign	57	
	6.3.	Working With Processor-Based Designs in SmartDesign	57	
	6.4.	VHDL Construct Support in SmartDesign	57	
	6.5.	Making the Design Look Nice	57	
	6.6.	Generating the Design	58	
	6.7.	General Questions	58	
	6.8.	Instantiating Into Your SmartDesign	58	
	6.9.	Working in SmartDesign	59	
	6.10.	Working with Processor-Based/AMBA-Bus Designs	60	

	6.11.	VHDL Construct Support in SmartDesign	60
	6.12.	Making the Design Look Nice	61
	6.13.	Generating the Design	62
7.	Apper	ndix B - Glossary	63
8.	Apper	ndix C - DRC Check	65
	8.1.	Message Types and Corrective Actions	65
9.	Revis	ion History	67
10.	Micro	chip FPGA Technical Support	68
	10.1.	Customer Service	68
	10.2.	Customer Technical Support	68
	10.3.	Website	68
	10.4.	Outside the U.S	68
The	Micro	chip Website	69
Pro	duct C	hange Notification Service	69
Cus	tomer	Support	69
Mic	rochip	Devices Code Protection Feature	69
Leg	al Noti	ce	70
Tra	demarl	(S	70
Qua	ality Ma	anagement System	71
Wo	rldwide	Sales and Service	72

## 1. About SmartDesign

This section provides an overview of SmartDesign.


### 1.1 Canvas Layout

The SmartDesign canvas places all components in columns, with the nets vertically routed in the space between columns. Top-level input ports are placed in the leftmost column. Top-level output ports and inout ports are placed in the rightmost column.

Components can be moved up and down the columns. When components are instantiated in SmartDesign, they are placed in an existing column or a new column created for them. When components are moved up and down, the column boundaries are shown. When components are moved horizontally, the instance can be moved to a different column, the column it is in can be moved, or a new column can be created at the new location for the instance.

The following figure shows the SmartDesign canvas.

Figure 1-1. SmartDesign Canvas



# 1.2 SmartDesign in the Libero SoC Design Flow

SmartDesign allows to create a component in where you can stitch together HDL modules, HDL Cores, configures IPs, re-usable design blocks, Microchip primitives and lower level SmartDesign components, and other components types. A SmartDesign can be the top level of your design or a sub-module of your design. The **Files** tab lists your SmartDesign files in alphabetical order.

To build your design, perform the following procedure:

- 1. Instantiating components: This step is analogous to inserting design components onto the canvas. In this step you add one or more building blocks, HDL modules, components, and schematic modules from the Project Manager to your design. The components can be design blocks, IP cores from the Catalog, basic macros, design blocks, and other SmartDesign components file available in the Project Manager Design Hierarchy tab Component node or the Component tab into the Libero SoC project.
- Connecting bus interfaces: In this step, you can add connectivity via standard bus interfaces to your design.
  This step is optional and can be skipped if you prefer manual connections. Components generated from the
  Catalog may include predefined interfaces that allow for automatic connectivity and design rule checking when
  used in a design.


- Connecting instances: The Canvas allows you to create manual connections between ports of the instances
  in your design. Unused ports can be tied off to GND or VCC; input buses can be tied to a constant, and you
  can leave an output open by marking it as unused.
- 4. Generating the SmartDesign component: In this step, you generate the SmartDesign component HDL file. This component can be used by downstream processes, such as synthesis and simulation, or you can instantiate this SmartDesign component into another SmartDesign. When you generate your SmartDesign, the tool invokes the Design Rules Checker to verify the connectivity of your design. Undriven and floating ports, along with other Design Rule Check (DRC) violations, are reported in the Log/Message window. Any errors must be addressed before a component can be generated successfully. The design flow cannot proceed if a component used in the design is not generated.

#### 1.3 Instantiating Components into SmartDesign Canvas

For all the following design objects, drag-and-drop or right-click **object > Instantiate** to instantiate the design objects:


- IP cores—For IP cores there are two methods for instantiation:To instantiate IP cores, drag the IP core from the Catalog into the SmartDesign Canvas. Configure the IP cores in the IP Core Configurator before it can be dropped in the SmartDesign Canvas. IP cores displayed in the Catalog as italics are cores that are available in Microchip IP Core Repositories, but are not yet downloaded to the vault (the disk location where downloaded cores are stored). Download the IP core prior to configuration and instantiation.
- HDL files—To instantiate HDL modules, drag the HDL module from the Design Hierarchy into the SmartDesign Canvas
- HDL Cores—HDL cores are typically parameterized HDL modules with or without bus interface ports. HDL Core
  must first be created from an HDL module in the Design Hierarchy are used and a core has been generated out
  of it (right-click HDL file > Create Core from HDL). Drag and drop the HDL Core module into the SmartDesign
  canvas. Parameterized HDL Cores are configurable inside the SmartDesign canvas. Open the configurator to
  set the values for the parameters. An bus interface may also be added to the HDL Core, and it will show up
  in the SmartDesign with a bus interface pin that can be used to easily connect to the appropriate bus IP Core
  inside SmartDesign Canvas.
- Design Blocks file—Drag and drop the design blocks from the Design Hierarchy into the SmartDesign canvas.
  Design blocks are components that may have completed layout in a different Libero SoC project and exported/published, to be ready for use in a top-level design as a component with placement and optionally routing information. Design blocks are typically use to control timing for design blocks that have very tight timing contraints that are difficult to meet within the full design. The design blocks must be imported into the current Libero SoC project to be instantiated in SmartDesign. The following figure shows how to instantiate a design block.

Figure 1-2. Design Block Instantiation



SmartDesign Components—Another SmartDesign component (\*.cxf) can be instantiated in the SmartDesign.
Drag and drop the Smart Design component (\*.cxf) from the Design Hierarchy into the SmartDesign canvas.
Instantiation can also be done by right-clicking the (top) module name in the Design Hierarchy and choosing
Instantiate. The component (\*.cxf) and its corresponding HDL files and IP cores must be imported into the
current project and configured before instantiating in the new SmartDesign project.

Figure 1-3. SmartDesign Component Instantiation



## 1.4 SmartDesign Canvas and Component Display

The SmartDesign Canvas window can be docked/undocked by clicking the component types with different colors. When the mouse is hovered over the component, a tooltip displays the type and name of the component. For IP Cores, the core version is also displayed.

The following table lists the component types and their appearance in the SmartDesign canvas.

Table 1-1. Component Type and Name in Canvas

<b>Graphic Display</b>	Component Type	Tooltip Information
COREAXI-ISRAM_0	IP Cores	Core: COREAXI4SRAM 2.1.105
A NAND4_0 B C D NAND4	Basic Macros/Macro Library from Catalog	Macro: NAND4
prep1_0	Design Blocks	Block: prep1
H   rstn   rdck   serial_result[32:0]   - m1[31:0]	SmartDesign Components	SmartDesign: adder_shift32
mux2to1_0 -Data_in_0 -Data_in_1 -Data_out -Dat	HDL Module	HDL: mux2
mux4 0	HDL Module	HDL Core: mux4

## 1.5 SmartDesign Tcl Commands

For details about the Tcl commands supported by SmartDesign, refer to the Tcl Commands Reference User Guide for SmartFusion2, IGLOO2, and RTG4 or the Tcl Commands Reference Guide for PolarFire FPGA

# 2. SmartDesign Icons, Hotkeys, and Menu Items

This section describes the SmartDesign icons, hotkeys, and menu items.

## 2.1 SmartDesign Icons

Across the top of the SmartDesign canvas is a list of icons. Use the icons to:

- Make connections
- · Control the canvas display
- Invoke Design Rule Check
- · Generate the HDL for the component
- · Adding Text
- · Save the SmartDesign to PDF

The following table lists the SmartDesign icons. Tooltips are provided for each icon. Hover the mouse over the icon to display the tool-tips.

Table 2-1. SmartDesign Icons

Icon	Action/Tooltip	Description
<b>S</b>	Generate Component	Generates the SmartDesign component. Converts the visual design you created into and HDL file that will later be used during synthesis and/or simulation of the design. Generating a SmartDesign automatically invokes the Design Rule Checker. DRC Error messages are generated in the Message window. All errors must be fixed for a successful generation. Generating a SmartDesign components will invalidate the synthesis state of the design if the component is used in that design.
✓	Design Rule Check	Invokes the Design Rule Checker (DRC). You can invoke the checker at anytime to validate the state of your design. If the design has DRC violations, then errors appear in the Message window. Note that, design generation fails if there are any DRC violations.
i	Toggle Highlighting Instances with Status Message	Click this icon to highlight any instances on the canvas that have status information for the instance (for example, "A new version is available"). Hovering the mouse over an instance opens a tooltip to display the info/message (for example, "A new version is available"). Click this icon if you have made any changes to a component, reconfigured a core or have downloaded newer versions of the core used in the design.
<b>P</b>	Add Port	Add a new top-level port to the design. A pop-up window appears for you to enter the name of the port and the direction (Input/ Output/Inout). Input Ports are added in the leftmost column of the canvas. Output and Inout ports are added in the rightmost column. Alternatively, right click the empty space inside the canvas and choose <b>Add Port</b> .
5	Manage Synthesis Attributes	Opens a split window in the canvas, which can be used to add or manage synthesis attributes or directives on the SmartDesign module, ports, nets, and instances.

# SmartDesign Icons, Hotkeys, and Menu Items

continued					
Icon	Action/Tooltip	Description			
Bacomore Bacomore Garage	View Memory Map	Click this icon to open the <b>View Memory Map</b> dialog which shows the memory map of the current SmartDesign component. For each initiator in the design, the memory map shows the hierarchical AMBA subsystem connectivity through busses and bridges to all. Targets addressed by that Initiator.			
<b>JKO</b>	Smart Search and Connect	Opens a split window in the canvas that helps to search for various items and make connections more quickly. This window lists the ports, pins, instances, and nets in the design, and allows to filter, search, and select items and make a connection directly.			
3	Reset Layout	Click to reset the layout view. Clicking this button removes all presentation information (position, size, highlights, modified pin orders).			
Ð⊕ ⊕Ð	Auto-arrange Layout	Click to redo the layout of where components are placed on the screen. Only the location (x-y coordinates) of the instances and ports are changed. All presentation information remains intact.			
D <sup>D</sup>	Compress Layout	Click to push the instances and ports towards each other in order to remove extra white space between them on the screen. The relative positions of the instances on the screen are preserved. The result is a more compact display of the design.			
D.	Hide Nets	Toggle button. Click to hide nets and make them invisible on the canvas. All nets on the canvas are hidden. This button has precedence over net filtering and overrides all net filters. To hide some but not all nets, use the <b>Filter Net</b> widget at the rightmost of the toolbar instead of hiding nets also hides the net names (if present). When a net is hidden, the net stubs that the hidden net is connected to are still visible. Selecting the net stubs shows the RATS net connection of the net.			
Đ <sup>D</sup>	Show Nets	Toggle button. Click to show/hide nets. All nets on the canvas are shown/hidden. If nets are shown, all nets matching the net filter (at the far right of toolbar) are shown.			
D D	Show/Hide Net Names	Toggle button. Click to show net name displayed alongside the net. Hiding net names makes the canvas less cluttered for big designs. Net names are always displayed in a tooltip when the mouse is hovered above the net.			
2	Unhighlighted All	Remove all highlighting of all design objects (nets, pins, ports, instances) on the canvas. This option is active only if design objects are already highlighted.			
23	Expand All Instances	Expand in place all SmartDesign components instantiated in the current SmartDesign to display within the current canvas the next hierarchy down.			
7K	Fold All Instances	Collapse the hierarchy of all expanded SmartDesign instances.			
•	Zoom In	Zoom in on the canvas.			

continued					
Icon	Action/Tooltip	Description			
0	Zoom Out	Zoom out the canvas.			
$\Leftrightarrow$	Zoom to Fit	Adjust the zoom so that everything on the canvas fits inside of the visible viewport with no extra empty space around the design.			
Q	Zoom to Selection	Click this icon and drag the mouse to draw a rectangle which when released causes a zoom in so that the visible viewport area is approximately the size of the drawn rectangle.			
	Show Grid	Click to show a background grid behind the items on the canvas. If the grid does not appear when the button is clicked, zoom in until the grid shows. The grid pattern may not show if the canvas is zoomed too far out.			
A	Add Note	Click to enter the Add Note mode. The next mouse click on the canvas opens a dialog box for entering the text and font size for the text (anchored at the mouse click location).			
<b>B</b>	Save to PDF	Click this icon to bring up a dialog that allows you to save a picture of all/part of the design to a PDF document.			

# 2.2 SmartDesign Hotkeys

The following table lists the Hotkeys available in the SmartDesign canvas.

Table 2-2. SmartDesign Hotkeys

Hotkey	Description
CTRL + w	Maximize/Minimize the canvas work area.
CTRL + f	Open the Find dialog box.
CTRL + +/CTRL + = scroll wheel up	Zoom in (same as clicking the Zoom In button in toolbar or pressing CTRL+ mouse)
CTRL + -	Zoom out (same as clicking the Zoom Out button in toolbar or pressing CTRL + mouse scroll wheel down)
CTRL + c	Copy selected instances, ports, and nets with all their properties to the clipboard.
CTRL + v	If there is a copy/cut information of an instance or port available in clipboard, paste them. Cut data is removed from the source SmartDesign after paste.
CTRL + x	To cut selected instances, ports, and nets.
CTRL + h	To create Hierarchical SmartDesign out of the selected portion.4.2 Creating Hierarchical Smart Design
CTRL + k	To open/close the Smart Search and Connect tool.
CTRL + t	To open/close the Manage Synthesis Attributes tool.
CTRL + z	Undoes the last operation.
CTRL + y	Redoes the last operation.

## SmartDesign Icons, Hotkeys, and Menu Items

continued				
Hotkey	Description			
SHIFT + click	Click one item and SHIFT + click another item. The first clicked item, the second clicked item and all items of the same type between the first and second clicks are selected. This command is helpful when multiple items needed to be selected for the same command (promotion to top-level/Add to group).			
CTRL + click	Control + click is a toggle switch that selects or de-selects an item under the mouse cursor.			
CTRL+SHIFT+click and then drag	Selects a pin of an instance and drag the mouse to a new location to move the pin of the instance. This is not available for macros and expanded in place instances.			

## 2.3 Click-and-Drag Operations

The following table lists the mouse click-and-drag operations available in the SmartDesign canvas.

Table 2-3. Mouse Click-and-Drag Actions

Mouse Actions	Description	
Left-click and drag towards the top-left corner, and then release.	Zoom in. The distance of the mouse travel determines the magnitude of the zoom-in and is indicated by a positive integer in red. See the figure below.	
Left-click and drag towards the top-right corner, and then release.	Zoom out. The distance of the mouse travel determines the magnitude of the zoom- out and is indicated by a negative integer in red. See the figure below.	
Left-click and drag towards bottom left, and then release	Zoom to fit. Change the display to fit the canvas view area snugly.	
Left-click and drag toward bottom right, and then release	Draw a rectangle on the canvas. Instances, pins and ports must be fully contained inside the rectangle to be selected. Nets partially inside the rectangle are selected.	

Figure 2-1. Example of Zoom In





Figure 2-2. Example of Zoom Out



## 3. SmartDesign User Actions

The SmartDesign tool has a rich set of menu items. Right-click a design object to access the menu.

- · Configure IPs
- · Make connections between design objects
- · Rename design objects
- · Highlight design objects
- Traverse up or down the hierarchy of instances
- · Assign attributes of pins/nets/buses.

The list of the available user actions varies with the design object. Some actions are common to all objects, while other actions are unique to a design object (net/instances/pins/ports).

**Note:** Port/Instance/Net names must contain only alphanumerical characters and underscores. Names, that are violating this rule, will not be accepted by the **Add Port** or **Modify/Rename** dialog box.

#### 3.1 Net Actions

When a net or multiple nets are selected, the following actions are available in the right-click menu item.

#### 3.1.1 Connect

This action combines all selected pins/ports to form a connection. Selecting a net is functionally equivalent to selecting all pins and ports to which this net is connected. This action can also be used to connect a net to another net if one of the net is not driven.

#### 3.1.2 Go to Driver


When a net is selected, the Go to Driver action centers the view on the net's driver pin/port, zooms away, and then selects the net driver. Go to Driver traces the net to the driver at the local level of hierarchy. It does not traverse hierarchy. This action is not available when multiple nets are selected or the selected net has no driver. In the later case the net is displayed as a dotted line.

#### 3.1.3 Highlight

Right-clicking a design object (nets/pins/ports/bus interface/instance) opens a menu of colors for highlighting. Clicking a color selects that color to highlight the selected design objects. If any design objects are already highlighted then highlighting a different color will overwrite the previous highlight color. The highlight action is available when a single or multiple design objects are selected.

Note: Highlighting a net highlights the net and all the pins/ports (through the hierarchy) connected to the net.

Figure 3-1. Highlight Colors



To remove the highlight on a single design object, right click the design object and select Remove Highlight.

To remove all highlighted design objects, click the **Unhighlighted All** icon in the tool

#### 3.1.4 Rename

The rename action opens a dialog for a new net name to be entered to replace the old name. Clicking OK changes the net name to the new net name if it is valid (e.g., not already used). Clicking OK prints an error in the Log window and the dialog does not close if the name already exists or is invalid.

#### 3.1.5 **Delete**

Deletes the net.

#### 3.2 Instance Actions

When one or more instances are selected, the following actions are available in the right-click menu.

#### 3.2.1 Configure

If the instance is a SmartDesign component, the Configure action opens the SmartDesign canvas for edits. If the selected instance is an IP or HDL Core, the **Configure** button opens the Configurator dialog for the core to be configured. If the selected instance is an HDL, the configure action opens the HDL file in the text editor. This action is equivalent to double-clicking the instance. This action is available only when one single instances is selected.

#### 3.2.2 Modify HDL

This action opens the instance's HDL source file in the text editor. Available only when an instance of an HDL Core is selected.

**Note:** This option is not available, for HDL modules. To open an HDL file, double-click the HDL component on the SmartDesign canvas or right-click the HDL component and choose **Configure**.

#### 3.2.3 Highlight

This action opens a menu with multiple highlight color selections. Clicking that color selects that color to highlight the selected items. If any items are already highlighted then highlighting a different color will overwrite the previous highlight color. The action is available when a single or multiple nets are selected.

#### SmartDesign User Actions

Highlighting an instance automatically highlights the non-highlighted pins of the instance as well. Clicking the

Unhighlight all icon in the toolbar removes the highlight color of all highlighted design objects, including highlighted nets.

This action is also available in the right-click menu of low-level instances in the Expanded Inplace view.

#### 3.2.4 Rename

This action opens the **Rename** dialog that allows to rename the instance. If the instance name is valid, then click **OK** to save the change and close the dialog box.

If the instance name is not valid or it already exists, when you click **OK**, an warning message appears in the **Log** window.

#### 3.2.5 **Delete**


This action deletes the selected item. When multiple items are selected, all are deleted.

Note: Not all design objects can be deleted. Pad ports cannot be deleted.

#### 3.2.6 **Expand Inplace and Fold Instance**


The Expand Inplace action is equivalent to clicking the + (Expand) sign in the top-left corner of the instance. It causes the selected instance to expand (to expose the next level of hierarchy for a SmartDesign component instance) in place. Only SmartDesign component instances can be expanded in place. If only one instance is selected, the viewport will zoom to the instance after the expand or fold is completed. This action is for SmartDesign components and is read-only. No changes can be made to the expanded hierarchy. Changes to the components at the lower level of hierarchy must be made by opening the low-level component directly. For more information, see Expand and Fold Instance.

Figure 3-2. Expand Inplace



The Fold Instance action is a toggle switch. It is equivalent to clicking the - (Fold) sign of an expanded instance. It causes the expanded hierarchy of the instance to collapse to the top level.

Figure 3-3. Fold Instance




#### 3.2.7 Replace Component

This action displays the Replace Component for Instance(s) dialog. Selecting an instance and then clicking **OK** replaces every instance of that component in the current design with an instance of the new component if that component is valid. All pins that have the same name on the new component will keep their connections, whereas pins that no longer exist will lose their connection and a warning will be printed in the Log window. The dialog will then close.

Selecting an instance and then clicking **OK** for a non-valid component will close the dialog and print an error in the Log window

Figure 3-4. Replace Component Dialog




#### 3.2.8 Update Component

This action updates all instances of that component in the current SmartDesign with the newest version of that component. This is available only when the port list has changed.

#### 3.2.9 Replace Component Version

This action exists for IP cores. Under **Design Hierarchy**, select an IP core, right-click, and choose **Replace Component Version**. The Replace Component Version dialog appears.


Figure 3-5. Replace Component Version Dialog



#### 3.2.10 Modify Pin Order

This a toggle switch. Right-click an instance to open the drop-down menu. Select **Modify Pin Order**. A pop-up window provides instructions on how to reset pin order. The **Modify Pin Order** -> Modify Pin Order menu provides instruction on how to modify the pin order on an instance. Press CTRL+SHIFT and click to select the pin you want to move.

Figure 3-6. Modify Pin Order



Drag the mouse to a new location and release the mouse. The pin is moved to a new location. By default, input pins are on the left of the instance while output pins/inout pins are on the right. **Modify Pin Order** allows you to place the pins on any one of the four sides of the instance. A pin that has been moved away from default locations is identified by a bold arrow head. An inward-pointing arrow head indicates an input pin and an outward-pointing arrow head indicates an output pin. Inout pins do not have an arrow head when they are moved away from the default locations (right side of instance).


**Note:** If there are two instances on the canvas that communicate with each other in a way where the outputs of one component instance A communicates with the inputs of another component instance B and vice versa, modifying the pin order gives a less cluttered view of the SmartDesign component. See Modify Pin Order Before Connections for details.

**Note: Modify Pin Order** is disabled when the instance is expanded in place. The modified pin order may not be preserved when an instance is expanded but will retain the set order when folded.

#### 3.2.11 Reset Pin Order

The Modify Pin Order -> Reset Pin Order menu action and resets the instance pin order to its default order.

Figure 3-7. Modify/Reset Pin Order



#### 3.2.12 Remove Connections

This action disconnects all pins that can be disconnected from nets. Pins that cannot be disconnected (for example pins connected to pads) are logged in the Log window.

#### 3.2.13 Help

Opens the handbook, release notes, or configuration user guides for the core.

#### 3.3 Pin/Port Actions

Right-click a pin or a port and the drop-down menu appears. Not all actions appear for every port/pin.

#### 3.3.1 Connect

The Connect action adds a net to the design that connects the selected pins/ports. This is the only pin/port action that takes selected nets into account. Selecting a net works as if you selected all of the nets connected pins/ports.

#### 3.3.2 Disconnect

This action disconnects all selected non-pad pins/ports from their attached net if it is allowed (not violating the DRC rules).

#### 3.3.3 Promote to Top Level

This option is available to input/output/inout pins (scalar and bus), slices, and Bus Interfaces (BIF). It creates a top-level port and a net connecting the top-level port to the pin or slices. If a port with that name already exists, a new unique port name is created.

#### 3.3.4 Go to Driver

This action centers on, zoom around, and selects the driver of the pin/port. This action is not available for output pins and top-level input ports. The driver cannot be an inout.

#### 3.3.5 Magnify Pin

This action opens the Magnify window to display connection information (driver/load) about the pin. It is equivalent to double-clicking the pin.

Figure 3-8. Magnify Pin Window



See Magnify Pin for details.

## **SmartDesign User Actions**

#### 3.3.6 Highlight


This action opens a menu with multiple highlight color selections. Clicking that color selects that color to highlight the selected items. If any items are already highlighted then highlighting a different color will overwrite the previous highlight color. The action is available when a single or multiple pins/ports are selected.

Clicking the **Unhighlight all** icon in the toolbar removes the highlight color of all highlighted design objects, including highlighted pin/ports.

#### 3.3.7 Modify and Rename

This action opens a Modify Port dialog. It allows the top-level port name and the range to be changed.

#### Figure 3-9. Modify/Rename Dialog



#### 3.3.8 Delete

This action deletes all selected items that can be deleted: slices, groups, group members, top-level ports.

The delete action deletes all items selected, even if the selected items are of different types. When a group member is deleted, the member is deleted from the group only. The actual pin is not deleted.

#### 3.3.9 Expanding and Collapsing Bus

Expanding a bus displays the slices of the bus and collapsing the bus hides the slices. Slices with net connections cannot be hidden and cannot be collapsed into the bus.

#### 3.3.10 Flip Bit Order


This option is available only to slices. It allows you to flip the upper range (MSB) and lower range (LSB) of the slice. All connection/tieoff information and presentation information are retained.

#### 3.3.11 Create Slices

Open a menu of slice options that can be created from the bus pin/ports. A custom slice option to create any slice/bit combination of your choice and the more common possible combinations of slices are available. For example, using a 32-bit bus with the Custom Slices option allows the creation of any slice/bit combinations (e.g., a slice of 10 bits and another slice of 22 bits). To make it convenient to create slices, common, off-the-shelf bus slices are listed in the drop-down menu; for example:

- · 32 slices of width 1
- 16 slices of width 2
- 8 slices of width 4
- 4 slices of width 8
- 2 slices of width 16

Figure 3-10. Slice Creation for a 32-bit Bus



On a components bus pin the slices will be expanded by default.

The directions of the slices (input/out) are indicated by an arrow head.

On a top-level bus port the slices will be placed in a column below the bus port.


**Note:** If slices exist before new off-the-shelf slices are created, the existing slices are deleted first before new ones are created.

#### 3.3.12 Custom Slices

This option opens a dialog for entering a list of slices. If these slices are all valid then they are added to the bus. If the slices are not valid (e.g., slice bits already exist and used in an existing slice), the error is reported in the Log window. The dialog supports any separator character except colon because the colon is used to specify a range. No characters other than the colon is allowed adjacent to the two range indices.

**Note:** Creating a custom slice does not delete pre-existing slices.


Figure 3-11. Custom Slices Dialog



#### 3.3.13 Edit Slices

The Edit Slice option opens the Edit Slices dialog. It allows existing slices to be modified.


Figure 3-12. Edit Slices Dialog



Use the dialog to change the range of the bits, add a slice or delete a slice. Modifying the slices and clicking **OK** initiates the changes if they are valid and closes the dialog.

Modifying the slices and clicking **OK** prints an error in the Log and closes the dialog if the changes are not valid. Some error messages may be reported in the Edit Slice dialog. Hover the mouse over the error icon to display details of the error.

Figure 3-13. Tooltip and Error Message



#### 3.3.14 Clear Attributes

This action clears the pin attributes (Tie to High/Low/Constant, Inversion/Marked Unused).

#### 3.3.15 Mark Unused

This is available to the output pins (scalar and bus) of a component instance. This action specifies the pin/port as unused so it can pass DRC check without being connected.

#### 3.3.16 Invert

This action inverts the input/output scalar pin and port. A bubble is added to indicate inversion.

#### 3.3.17 Tie High and Tie Low


The Tie High action connects the pin (scalar and bus) to VCC. For a bus pin this action deletes all slices. For a group this action is applied to all non-output member pins in the group.

The Tie Low action connects the pin (scalar and bus) to Ground. For a bus pin this action deletes all slices. For a group this action is applied to all non-output member pins in the group.

#### 3.3.18 Tie Constant

This action is available only to bus pins and slices (except single-bit slice). It opens the Tie to Constant dialog box for a constant value in HEX to be entered for the bus pins and slices. Only valid values entered in HEX within parenthesis are allowed.

Figure 3-14. Tie to Constant Dialog



#### 3.3.19 Add Pin to New Group and Add Pin to Group

This menu item is available to instance pins. If a group is selected first, right-click a pin and choose **Add Pin to Group** to add the pin to the selected group. If no group is selected first, the menu item is called **Add Pin to New Group**, a new group with the default group name Group/Group\_1/Group\_2/Group\_3/ and so on is created, and all selected pins are added to the newly created group.

A pin group can be expanded to display the member pins or collapsed to hide the member pins. Member pins connected to nets cannot be hidden and cannot be collapsed into the group. Only member pins (in a pin group) with Pin Attributes (Tie high/low/marked unused) can be hidden and collapsed into the pin group.

#### 3.3.20 Rename (Group)

This is available only to group pins. It opens the Rename Group dialog for the group name to be changed. If a valid name is entered then clicking **OK** renames the group. The new name field defaults to the current group name if no new name is entered in the dialog.


If an invalid name is entered or a pin with that name already exists then clicking **OK** prints an error in the Log and closes the dialog.

#### 3.3.21 Show and Hide BIF Pins

This opens the Show Pins to Expose dialog to display all the Bus Interface Pins available to be exposed or hidden from the instance. Check the pins in the BIF you want to expose and uncheck the pins you want to hide. Hidden pins will not be exposed on the interface.

**Note:** Not all pins can be exposed. The pins that can be exposed depends on the BIF. If the BIF is connected already, then none of the input pins can be exposed. If the BIF is not connected, every item in the menu can be exposed.

Figure 3-15. Show to Expose Dialog



### 3.4 Copy, Cut, and Paste

This section describes copy, cut, and paste functionality within SmartDesign or cross SmartDesigns. The following functionalities are included in SmartDesign:

- · Copy and paste
- Cut and paste
- · Copy name

#### 3.4.1 Copy and Paste

This functionality helps to copy and paste SmartDesign objects within or across SmartDesigns. Following is the flow:

- 1. Select any portion of SmartDesign (ports, instances, and nets).
- 2. Right-click any of the selected object and click **Copy** or simply press **Ctrl + C**.
- Find any SmartDesign and right-click the canvas.
   Note: The Paste button will be active if there is at lease one instance or port copied.
- 4. Click Paste or press Ctrl + V.
- 5. The flow gets object from the source SmartDesign and pastes them here.

The **Copy** menu action is instance and port driven, individual nets cannot be copied and pasted. When instances and ports are copied, the metadata is not added to the clipboard, which means that if an original object gets removed, the paste option will fail. Users can select multiple instances and/or ports, right-click them, and then click **Copy** or press **CTRL+C**. Instance, port, and net data are copied to the clipboard.

**Note:** Copy does not keep object metadata in clipboard, which means that if the original object gets deleted, the paste fails.

Use **CTRL** + **V** or by just clicking the **Paste** menu action to copy the data on the current SmartDesign canvas. The Copy and Paste keep all the instance/pin/port attributes, names, and properties.

**Note:** Selected nets will be ignored. All nets connected to the selected instances and ports will be used instead when doing copying across SmartDesign canvases.

Figure 3-16. Copy Menu Action





Figure 3-17. SmartDesign (Copy and Paste AND Gates)



#### 3.4.2 Cut and Paste

This functionality allows to cut and paste SmartDesign objects across SmartDesigns. Following is the flow:

- 1. Select any portion of SmartDesign (ports, instances, and nets)
- 2. Right-click any of the selected objects and click Cut or press Ctrl + X.
- 3. Selected objects become inactive (will be highlighted in Light Gray color).
- Go to any SmartDesign and right-click on the canvas.
   Note: The Paste button will be active if there is at least one instance or port copied.
- 5. Click Paste or press Ctrl + V.
- 6. Selected objects appear in the current SmartDesign and are removed from the source SmartDesign.

The **Cut** menu action is instance and port-driven, individual nets cannot be cut and pasted. Users can select multiple instances and/or ports, right-click them, and then click **Cut** or press **CTRL + X** hotkeys. Instance and port data are copied to the clipboard. Net data is retained from the instances and ports.

**Note:** Cut does not keep object metadata in clipboard, which means that if the original object gets deleted, paste fails.

Press the CTRL + V hotkey or click the Paste menu action to paste the Copied data. The Cut&Paste deletes the original object after pasting them.

**Note:** Cut data is highlighted in "Light Gray" color. Press the **Esc** key to clear everything from the clipboard and to remove highlights.

**Note:** Cut action does not keep the object meta data in the clipboard, which means that if the original object gets deleted, the paste fails. There is no ability to undo Cut and Paste.

Figure 3-18. Cut Menu Action






Figure 3-19. Cut Data (AND Gate with Tow Ports - Highlighted in Light Gray)



#### 3.4.3 Copy Name

The **Copy Name** menu action is available for all thr types of SmartDesign objects: instances, pins, ports, and nets. This action copies the current selected item's name to the clipboard. When multiple objects are selected, the button becomes inactive.

Figure 3-20. Copy Name Menu Action



#### 3.4.4 **Functional Specification**

Ensure to follow these specifications while using copy, cut, and paste:

- Pad ports and pad nets cannot be copied/pasted.
- Hierarchy instances can also be copied/pasted.
- All the port attributes (tie-off values, inversions ) are restored after pasting.
- While copying a bus port, all the slices are copied as well. Slice port cannot be copied individually.
- In the Copy/Cut and Paste TCL commands, bus port names need to be specified without range. Names like "bus name[10:1]" are treated as invalid.
- Cut and paste do not have an Undo option.
- Cut and paste within a SmartDesign will not do anything.
- Cross Libero copy/cut/paste is not supported.


#### 3.5 **View Memory Map**

The View Memory Map dialog constructs the memory map corresponding to various initiators in the SmartDesign component and displays the hierarchy in a tree format. To open the dialog box, right click anywhere on the SmartDesign canvas and select View Memory Map. Click the View Memory Map icon in the toolbar at the top

of the canvas



Figure 3-21. View Memory Map Dialog Box



This dialog box shows the memory map starting from an initiator in the design to peripherals (or targets) connected through bus and bridge cores hierarchically. There can be various types of bus and bridge cores in the hierarchy between the initiator and the targets.


- Initiator Node -> Bus -> Bridge -> Bus -> Peripherals
- · Initiator Node > Bus -> Peripherals

Note: The memory map also considers initiators, bus and bridge cores, and peripherals that are present in other SmartDesign components, which are instantiated under the current SmartDesign's hierarchy.

Each peripheral in the memory map is shown with an Offset Address, Range, High Address and DRC (Design Rule Check). If DRC exists, an Error/Warning icon with a tooltip message will be shown. DRC is flagged if a peripheral cannot be accessed completely or partially by the initiator's address space.

If there are any DRCs in the Memory Map corresponding to a Smart Design component and its hierarchy, then they will be flagged when the SmartDesign component is generated and will be printed as messages to the Libero log window. If the DRC are warnings, then the SmartDesign component generation will pass and if the DRCs are errors, then the SmartDesign component generation will fail. There is an option to downgrade Memory Map DRC errors to warnings and let the SmartDesign component generation to go through without failing.

Figure 3-22. Downgrade memory map generation Design Rule Check(DRC) errors to warnings



#### Note

If Memory Map errors are Downgraded to Warnings using above preference checkbox, DRC Warning peripherals will not be accessed by the Initiator. Check each DRC Warning and make sure there is no issues before going further in the design flow.


#### Note:

In PolarFire SoC MSS based designs, the Fabric Interface Controllers(FICs) FIC\_0 and FIC\_1 have two regions each, 64GB and 512MB. A peripheral accessible by the Coreplex via one FIC region may not be accessible in the other FIC region based on the address spaces and bus configurations. This is a valid design scenario and should not be flagged as an error in the Memory Map DRC section. So a Memory Map DRC error that is seen in both the regions (64GB and 512MB regions) of a FIC will stay as an error, and if the DRC error is seen only in one of the two regions of the FIC, then it will be automatically downgraded to a DRC warning, both in the Memory Map and SmartDesign component generation.

#### **Navigation buttons and filters**

The **View Memory Map** dialog also provides new buttons and filters at the top of the dialog box for easy navigation and ease of use.

Figure 3-23. View Memory Map Dialog Buttons and Filters



Search button

You can search for a specific initiator/bus/bridge/peripheral in the memory map by specifying a full or partial name in the search text box.

Expand all button

Expands and shows the full hierarchy of all initiators in the memory map starting from the initiator to the peripherals.

- SmartDesign User Actions
- Collapses the full hierarchy of all initiators in the memory map and only shows the top-level initiators in the dialog.
- · Show Targets filter

· Collapse all button

- Shows all the initiators and the peripherals under them in the design in a flat hierarchy with their offset addresses, high addresses, ranges and DRCs if any. The bus and bridge cores will not be shown.
- DRC Filter Buttons
   It filters the DRC messages, if any. It categorized the message on the basis of severity: error, warning, and info.

#### **Exporting Memory Map Report**

The memory map can also be exported to a JSON or HTML file. Select the **Memory Map Report** option from Libero File -> Export. In the Export Memory Map Report dialog, you can specify the SmartDesign component for which you want to export the memory map report. Click on the **Browse** button in the dialog to specify the memory map report file name, type (.json or .html) and location on disk. A .json or .html format memory map report file (which can be opened in a web browser or a json viewer in a text editor) will be created when you click the **Save** button.

Figure 3-24. Libero Option to Export Memory Map Report




Figure 3-25. Export Memory Map Dialog Box (.json format)




Figure 3-26. Export Memory Map Dialog Box (.html format)




Figure 3-27. Sample Memory Map Report (.json format)

```
JSON Viewer
JSON
  title: Memory Map Report
  date: Mon Jun 28 12:26:38 2021
  project_name : MPFS_ICICLE_eMMC
  project_location: Y:\Aditya_new\test_2021.2\Memory_Map\MPFS_ICICLE_eMMC
  SmartDesign name: MPFS_ICICLE_KIT_BASE_DESIGN
☐ Initiator/Bus/Bridge/Peripheral OffsetAddress Range HighAddress
  <u></u> 0
       Node name: DMA_CONTROLLER:AXI4MasterDMA_IF
      Type: Initiator
     Connected Node
       <u></u> 0
           Node name: DMA_MASTER:AXI4mmaster0
           Type: Bus
         Connected Node
            = 0
                Node name: MSS:FIC_1_AXI4_SLAVE
                Offset Address: 0xc000_0000
                Range: 256MB
                High Address: 0xCFFF FFFF
               Type: Peripheral
   □ 1
       Node name: MSS/Coreplex
      Type: Initiator
     Connected Node
       = 0
           Node name: AXI_SWITCH
           -Type: Bus

    □ Connected Node

  <u></u> 2
       Node name: PF_PCIE_C0_0:AXI_1_MASTER
       Type: Initiator
     Connected Node
       = 0
           Node name: PCIE_MASTER: AXI4mmaster0
           Type: Bus
         Connected Node
            = 0
                Node name: MSS:FIC_0_AXI4_SLAVE
JSON file
```

## Memory Map Report: MPFS ICICLE KIT BASE DESIGN

#### **Design Details**

 Family:
 PolarFireSoC

 Die:
 MPFS250T\_ES

 Package:
 FCVG484

 Speed Grade:
 STD

 Voltage:
 1.0

Date: Mon Jun 28 12:27:12 2021
Project Name: MPFS\_ICICLE\_eMMC

Project Location: Y:\\Aditya\_new\\test\_2021.2\\Memory\_Map\\MPFS\_ICICLE\_eMMC

SmartDesign MPFS\_ICICLE\_KIT\_BASE\_DESIGN name:

#### **Memory Map**

The SmartDesign MPFS ICICLE KIT BASE DESIGN contains the following Initiators under its hierarchy

- MSS/ Coreplex
- DMA\_CONTROLLER:AXI4MasterDMA\_IF
- PF PCIE C0 0:AXI 1 MASTER

top of page

#### MSS/ Coreplex

Peripheral	Offset Address	Range	High Address	DRC
PF_PCIE_C0_0:AXI_1_SLAVE	0x7000_0000	190GB	0x2F_FFFF_FFFF	Warning: Peripheral 'PF_PCIE_C0_0:AXI_1_SLAVE' with address space 0x7000_0000 - 0x2F_FFFF_FFFF can be accessed partially by Initiator address space 0x6000_0000 - 0x7FFF_FFFF
MSS_LSRAM:AXI4_Slave	0x6100_0000	240MB	0x6FFF_FFFF	
DMA_CONTROLLER:AXI4SlaveCtrl_IF	0x6002_0000	64KB	0x6002_FFFF	

#### Initiators, Bus and Bridge cores available in Libero SoC Catalog

Various types of cores recognized as initiators, and bus and bridge cores are available in the Libero SoC Catalog window that can be used in a design. There are a few limitations on some of the core versions that can be used in a design for the memory map to be constructed correctly. The below consolidated table of all the available initiators, and bus and bridge cores highlights those limitations/exceptions on the cores and core versions w.r.t memory map.

Table 3-1. Initiators, Bus and Bridge cores available in Libero SoC Catalog

Classification	Core	Core Type	Minimum core version supported in Libero SoC v2021.2 for Memory Map generation	Latest core version available in Libero SoC v2021.2
----------------	------	-----------	--	---

# **SmartDesign User Actions**

Initiators	MIV_RV32IMC	AXI, AHBLite and APB3 Initiators	NA. All available production versions will work.	2.1.100
	MIV_RV32	AXI, AHBLite and APB3 Initiators	NA. All available production versions will work.	3.0.100
	MIV_RV32IMA_L1_A XI	AXI Initiator	NA. All available production versions will work.	2.1.100
	MIV_RV32IMA_L1_A HB	AHBLite Initiator	NA. All available production versions will work.	2.3.100
	MIV_RV32IMAF_L1_ AHB	AHBLite Initiator	NA. All available production versions will work.	2.1.100
	CORERISCV_AXI4	AXI4 Initiator	NA. All available production versions will work.	2.0.102
	COREAXI4DMACON TROLLER	AXI4 Initiator	NA. All available production versions will work.	2.0.100
	COREABC	APB3 Initiator	NA. All available production versions will work.	3.8.102

# **SmartDesign User Actions**

Family specific Initiator cores	PolarFireSoC Standalone MSS (PolarFireSoC only)	AXI4 Initiator	NA. All available production versions will work.	v2.0
	System Builder and SmartFusion2 MSS (SmartFusion2 and IGLOO2)	AHBLite and APB3 Initiators	NA. All available production versions will work.	1.1.500
	CORECORTEXM1(P olarFire, PolarFireSoC and RTG4)	AHBLite Initiator	NA. All available production versions will work.	3.0.100 and 2.0.100
	PF_PCIE (PolarFire only)	AXI Initiator	NA. All available production versions will work.	2.0.104
	SERDES_IF, SERDES_IF2, SERDES_IF3 (SmartFusion2 and IGLOO2)	AXI and AHBLite Initiators	NA. All available production versions will work.	1.2.210, 1.2.212, 1.2.212 respectively
	PCIE_SERDES_IF (RTG4 only)	AXI and AHBLite Initiators	NA. All available production versions will work.	2.0.100
	COREHPDMACTRL (SmartFusion2 and IGLOO2)	AHBLite Initiator	NA. All available production versions will work.	2.1.103
	CORESYSSERVICE S (SmartFusion2 and IGLOO2)	AHBLite Initiator	NA. All available production versions will work.	3.2.102
	CoreConfigMaster (SmartFusion2 and IGLOO2)	AHBLite Initiator	NA. All available production versions will work.	2.1.102
Bus cores	COREAXI4INTERCO NNECT	AXI bus	2.5.100	2.8.103
	CoreAHBLite	AHBLite bus	NA. All available production versions will work	5.4.102
	CoreAPB3	APB3 bus	NA. All available production versions will work	4.1.100
	CoreAXI	AXI bus	NA. All available production versions will work	3.2.101

# **SmartDesign User Actions**

Family specific bus type cores	PF_DRI (PolarFire and PolarFireSoC)	APB bus	This core is not supported for Memory Map generation. Correct addresses and/or hierarchy will not be shown for this core in the Memory Map of Libero SoC v2021.2	1.1.100
	CoreConfigP (SmartFusion2 and IGLOO2)	APB bus	NA. All available production versions will work	7.1.100
Bridge cores	COREAXITOAHBL	AXI to AHBLite bridge	Must use v3.5.100 for proper Memory Map generation in Libero SoC v2021.2	3.5.100
	COREAHBL2AHBL_BRIDGE	AHBLite to AHBLite bridge	This core is not supported for Memory Map generation. Correct addresses and/or hierarchy will not be shown for this core in the Memory Map of Libero SoC v2021.2. Will be supported in a future release	2.1.108
	COREAHBLTOAXI	AHBLite to AXI bridge	NA. All available production versions will work	2.1.101
	COREAHBTOAPB3	AHBLite to APB bridge	NA. All available production versions will work	3.1.100
	COREAXITOAXICO NNECT	AXI to AXI bridge	This core is not supported for Memory Map generation. Correct addresses and/or hierarchy will not be shown for this core in the Memory Map of Libero SoC v2021.2. Will be supported in a future release	2.0.101

## 4. Designing with SmartDesign

SmartDesign is a GUI-driven block-based design entry tool for the instantiation, configuration, and connection of various types design blocks.

The SmartDesign canvas is similar to a canvas, where the components of different types are assembled (instantiated), stitched together (connections made via nets) to create a design-rule-checked synthesis-ready HDL file for the complete FPGA design process.

To design with SmartDesign:

- 1. Create a top-level SmartDesign component (analogous to the canvas).
- 2. Add top-level ports.
- 3. Configure/Instantiate components on the top-level SmartDesign.
- 4. Make the connections (analogous to making wire connections to the different components).
- 5. Invoke a DRC on the design.
- Generate the top-level component.


## 4.1 Create a Top-Level SmartDesign Component

A SmartDesign Component must be first created. This SmartDesign component may be the top level of the design or it may be used as a lower level SmartDesign component (after successful generation) in another design.

To create a SmartDesign Component:

 From the File menu, choose New > SmartDesign, or double-click Create SmartDesign in the Design Flow window. The Create New SmartDesign dialog box opens.

Figure 4-1. Create New SmartDesign Dialog Box




2. Enter a name and click **OK**. The component appears in the **Design Hierarchy** tab of the Design Explorer.

Note: The component name must be unique in your project.

The main window displays the SmartDesign canvas (the canvas) with the component name you have entered displayed in a tab across the window.

The following figure shows the SmartDesign Canvas with the Grid turned on. By default, the grid is turned off.

Figure 4-2. SmartDesign Canvas with Grid Turned On



## 4.2 Creating Hierarchical Smart Design


This feature allows to select any number of instances, nets, and ports and create a new SmartDesign out of it. All the connections and attributes are kept.

To create a new Hierarchical SmartDesign, perform the following steps:

- 1. Select any portion of the SmartDesign.
  - Note: The selected portion must contain at least one instance.
- 2. Right-click any object, and then click Create Hierarchical SmartDesign.
- 3. In the dialog box that appears, enter a suitable Hierarchy name and Click **OK**.
- A new SmartDesign is created with the specified name and all the selected items will be cut and pasted to that SmartDesign.
- 5. The new SmartDesign is instantiated, instead of the cut portion of the original SmartDesign.
- 6. All the connections are restored automatically.

The above Hierarchical SmartDesign creation flow is instance driven. So, the Hierarchical SmartDesign cannot be created out of ports and/or nets. It is not mandatory to select ports and nets, because the flow retains all the nets and the connections from the instances.

Figure 4-3. SmartDesign View with Create Hierarchical SmartDesign (Option for Selected Portion)



The following table lists the error messages that are displayed in the Log window for the mentioned scenarios:

Table 4-1. Error Message

Message	Туре	Scenario
Error: SmartDesign with the specified name already exists. Please specify a different name.	Error	If another SmartDesign with the same name already exists.
Error: Cannot create hierarchical SmartDesign '[specified_name]' because it violates HDL naming rules. Please specify a different name.	Error	If specified name violates HDL naming rules.

## 4.2.1 Functional Specification

Ensure that the following specifications are adhered to create a Hierarchical SmartDesign:

- · Hierarchical SmartDesign can be created with CTRL+H shortcut key.
- Default name of the "Hierarchical SmartDesign" is: hier\_[index].
- · Top-level ports are created in the Hierarchical SmartDesign for all the unconnected instance pins.
- Port names for the Hierarchical SmartDesign is created using this formula: [instance\_name] + "\_pin\_" + [pin\_name].
- · PAD ports do not follow the same naming rules and are promoted to top level automatically.
- · If port name already exists, index suffixing is added to the name.
- · Sliced ports are created like the regular bus ports.
- · A Hierarchical SmartDesign can be created out of a single instance.
- Creating Hierarchical SmartDesign out of the ports is not allowed. At least one instance needs to be selected.

The following figures show an example of a Hierarchical SmartDesign consisting of 3 AND gates.

Figure 4-4. Hierarchical SmartDesign (Port Names Folded Inside the Block)





Figure 4-5. Hierarchical SmartDesign (Port Names Expanded Inplace Inside the Block Showing the AND Gates)



## 4.3 Manage Synthesis Attributes

This feature enables to add or modify the synthesis attributes of the SmartDesign objects (nets, ports, and instances), directly, from the SmartDesign canvas.

**Note:** Synthesis attributes are not allowed to be configured for the BIF pins, the BIF nets, the Group pins, and the Slices. User defined attributes are not allowed.

The following table lists the synthesis attributes available in the Synopsys<sup>®</sup> FPGA synthesis tool that can be added from the SmartDesign.

Table 4-2. Synthesis Attribute

Attribute	Object
syn_insert_buffer	port, instance
syn_keep	net
syn_maxfan	port, net, instance
syn_no_compile_point	module or architecture

continued		
Attribute	Object	
syn_noclockbuf	port, net, module or architecture	
syn_noprune	instance, module or architecture	
syn_preserve	port, module or architecture	

**Note:** For more details for each attribute, see www.microsemi.com/product-directory/dev-tools/4897-synplify-prome#documents


## 4.3.1 Managing Synthesis Attributes from Canvas

Synthesis attributes can be managed from the canvas or GUI.

Remove all synthesis attributes:

To remove all the synthesis attributes from the object, right-click the SD module and SD objects (port, net, and instance), and then click **Clear Synthesis Attributes** as shown in the following figure.

Figure 4-6. Clear Synthesis Attributes Menu Action



## · Manage synthesis attributes:


You can use **Manage Synthesis attributes** toolbar to open **Manage Synthesis Attributes** window as shown in the following figure. This window allows users to add or modify attributes of the SmartDesign objects.

After selecting an object (port, net, and instances) in the SmartDesign canvas, the attributes of the selected object are displayed in the **Manage Synthesis Attributes** window. The **Manage Synthesis Attributes** window displays the SmartDesign module attributes if no object is selected. The name of the selected object is displayed on the window.

All the attributes, reflected in the drop-down menu, are intended for the selected object. As the user selects the attribute from the drop-down list, the attribute is automatically added with a default value. To change the default value of the attribute, double-click the value field. The selected attribute description is displayed at the bottom of the window.

The tooltip shows the vendor and technology of the attribute. To remove one or more attributes, select them and click **Manage Synthesis Attributes** the **Manage Synthesis Attributes** window Toolbar. To delete all the attributes of the selected object, click **Remove all Synthesis attributes** on the **Manage Synthesis Attributes** window Toolbar.

Figure 4-7. Manage Synthesis Attributes Window



## 4.4 Configure/Instantiate Components

## 4.4.1 Configure

This step is required for IP cores such as Clock Conditioning Circuitry (CCC), DDR3/4 Memory Controllers, SRAMs, AMBA Bus Interface cores, and Transceiver Interface cores. These cores are available in the Catalog of the Design Explorer. If the core name appears in italics, double-click the core to download the core from the Microchip IP Core Repository to your hard disk (the vault) first. Double-click the core in the catalog to open the Core's Configurator to configure the core. For details, refer to the respective configuration user guides.

## 4.4.2 Instantiate

The SmartDesign canvas accepts the following component types for instantiation:

- · Configured Microchip IP Cores
  - Drag and drop from the Catalog
  - IP cores must first be configured before they can be instantiated. If the IP core is not configured before
    instantiation, the drag-and-drop operation invokes the Core Configurator for the core to be configured.
- User-generated or third-party IP Cores
  - Drag and drop from the Catalog
- HDL design files
  - Drag and drop from the Design Hierarchy
- HDL Core design files (from the Design Hierarchy)
  - HDL core design files are parameterized HDL design files or HDL files with Buses attached
  - Drag and drop from the Design Hierarchy
- · Basic macros
  - Drag and drop from Macro Library section in the Catalog
- · Other SmartDesign components

- These are \*.cxf files generated from SmartDesign in the current Libero SoC project or imported from other Libero SoC projects.
- Drag and drop from the Design Hierarchy
- · Re-usable design blocks
  - These are \*.cxz files published from Libero SoC and used as design blocks
  - Drag and drop from the Design Hierarchy

Each of these design components, after instantiation, is identified by different colors in the Design Canvas A tooltip pops up to provide details of the component when the mouse is hovered over the component.

Table 4-3. Component Types in the SmartDesign Canvas and Tooltip

Icon	Type of Design Components	Tooltip Information
70 pile 1	Configured IP Core Component	Component: my_pcie Core: PF_PCIE 1.0.217
70, 500 L	IP Core directly instantiated from the Catalog	Core: PF_PCIE 1.0.217
prepi_0	Block (*.cxz) file	Block: prep1
mytop 1	SmartDesign component (*.cxf) file	SmartDesign: mytop
mux4_0	HDL Core	HDL Core: mux4
adder_shifter32_1	HDL	HDL:adder_shifter32
RAM64x12_0	Macro	Macro: RAM64x12

The tooltip displays the following information about the component:


- Type of component
- · Name of component

Version of Core (for IP cores only)

## 4.4.3 Importance of .cxf Files in SmartDesign

SmartDesign components can be instantiated in another SmartDesign component by dragging and dropping them into the SmartDesign canvas. The low-level SmartDesign components in the hierarchy must be imported before instantiating in a new project. This is done by selecting **Import > Components** in the **File** menu. The HDL and corresponding cores associated with these components must also be imported and configured before instantiating in the new SmartDesign component. If you just import the .cxf file and do not import files corresponding to the low-level instances, you will see those instances highlighted in red and you will be informed of missing components. See the following example figure.

Figure 4-8. Errors While Importing SmartDesign Components with HDL Files and IP Cores



Using .cxf files is important in the following cases:


- When working on multiple designs with very few changes in the original design blocks.
- · When dividing a large design into smaller designs with very few additional blocks.

Using .cxf files provides the following advantages:

- Significant time savings (decreased generation time)
- · Reduces errors in manual connections

See the following design example.

Figure 4-9. SmartDesign Example for Complex Multiplication



The example design above has clocking blocks, multiplier blocks, and adder blocks. You could separate this design into two separate designs— complex\_real and complex\_imaginary— in either of the following ways:

- Without using .cxf files— create two new projects, import and configure all necessary HDL files and IP cores, and make the connections manually.
- Using .cxf files—From the **Project** menu, save the original project with a new name using the **Save As** option.
   Make the necessary changes in the new project by deleting the blocks and ports you no longer need and adding additional blocks (if necessary), restoring the connections between existing blocks from original design. This saves time while dividing large designs into smaller designs, without the need to make all the connections manually.

To save the original project with a new name, from the **Project** menu, select the **Save As** option. Click **OK** after entering the new project name.

To change the name of the SmartDesign component, right click the component in the Design Hierarchy and choose **Rename Component**.

To create a SmartDesign component for calculating the real part of a complex multiplication, remove the blocks that are not necessary for calculating real part, and also remove the unused ports. This eliminates many of the manual connections and decreases generation time. Real designs may not be as simple as this, but this type of dividing saves time while preserving the connections between existing blocks.

See the following example figures.





Figure 4-10. SmartDesign Component for Real Part Calculation of Complex Multiplication

Figure 4-11. SmartDesign Component for Imaginary Part Calculation of Complex Multiplication



## 4.5 Make the Connections

There are several ways to make net connections in the SmartDesign Canvas.


### 4.5.1 Smart Search and Connect

Smart Search and Connect tool is useful in SmartDesign if there is a large design with multiple pins, ports, nets to connect. Desired object can be searched and easily connected without looking at the SmartDesign canvas. SmartDesign canvas will reflect the connections as you make them. The log window will display the error messages if any error occurs.

The Smart Search and Connect tool is a resizable docking window. The window can be docked on the left, right, and bottom sides of the canvas.

Smart Search and Connect tool helps in complex searching and efficiently connecting multiple object at the same time (clocks, resets, etc.). You can search items using keywords and filters, select them and then make the connection by right click menu actions or by "Connect", "Disconnect" buttons at the bottom. It is possible to pin the desired items and perform multiple searches. The pinned items will be available in search results, even if they do not match search patterns.

Figure 4-12. Canvas and Smart Search and Connect



The tool consist of:

- · Item tree
- Search bar
- Filter menu
- Action and toolbar
- Connectivity buttons

### 4.5.1.1 Item Tree

The item tree contains four top level items:

- Ports: This section contains all the top-level ports existing in the current SmartDesign canvas.
- Pins: This section contains all instance pins existing in the current SmartDesign canvas: grouped in subsections with instance names.
- Instances: This section contains all the instances existing in the current SmartDesign.
- · Nets: This section contains all the nets existing in the current SmartDesign.

Right click menu contains appropriate actions for each type of objects.

### 4.5.1.2 Search Bar

In general search will follow this pattern: [Type]:[Instance].[Name].

User always can pin(check) items to keep them through multiple searches.

User can do simple search. When search consists of only alphanumerical characters all the pins, ports, instances and nets satisfying to the search pattern will be displayed. If the search pattern has '.' separator symbol, then the part before separator will be treated as an instance name and the part after as a pin name. In this case only pins and pinned items will be displayed.

There is also available search by keywords. Keywords are the followings: "port:", "pin:", "instance:", "net:" and "\*:" or their abbreviated versions. Keywords must be specified at the beginning of the search pattern.

### 4.5.1.3 Filter Menu

Filter menu is giving ability to filter SmartDesign objects by their directions and their types. Selected filter is applied on top of the search results. "Filter menu" icon is indicating if any filter is selected.



: Filter is selected

### 4.5.1.4 Actions and Toolbar

Toolbar actions are the following:

Figure 4-13. Actions Toolbar



Table 4-4. Toolbar Actions

Action names	Description
Pin All	Sets pinned all visible items.
Unpin All	Unpins all pinned items.
Expand All	Expands all trees.
Collapse All	Collapses all trees.
Show Unconnected only	Filter action. Shows only unconnected pins/ports, if pressed. In this mode the instances and nets are not visible, even if they were pinned.
Show Pinned only	Filter action. Shows only pinned items, if pressed.
Zoom and Center	Checkable action. If pressed, after every selection the canvas zooms to the selected item.

## 4.5.1.5 Connection Buttons

Connectivity actions are going to be performed on selected objects by using "Connect" and "Disconnect".

## 4.5.2 Control + Click Connection


Use Control + Click to connect two pins on the canvas:

- 1. Left-click one pin.
- 2. Control and left-click another pin.
- 3. Right-click the second pin and select Connect.

## 4.5.3 Modify Pin Order Before Connections

When two instances on the Canvas need to communicate with each other such that the output pins of one instance drive the input pins of another instance and vice versa, some of the nets between the two instances may have to go around the instance to make the connections.

Figure 4-14. Connections between Two Instances with Regular Pin Order




## **Designing with SmartDesign**

However, if the pin order is modified such that the output pins of my\_instance B are put on the left side and the input pins of Instance A are put on the right side of the instance, the net connection between the two instances are direct straight lines. The nets do not need to go around the instance.

See Modify Pin Order for details on how to modify the pin order.

Figure 4-15. Connections between Two Instances with Modified Pin Order



After the pin order is modified, input pins are identified by inward-pointing arrow heads and output pins are identified by outward pointing arrow heads. The arrow head helps you identify at a glance the direction of the pins (input/output) when they are not in the default locations. You can always hover the mouse over the pin to open the tooltip message to see the direction.

**Note:** Inout pins, by default, are put on the right side of the instance. They do not have arrow heads when their location is modified. Hover the mouse over the pin to open the tooltip message to see the direction of the pin (input/output/inout).

## 4.5.4 Splitting the Bus Before Connections

Before connections are made to a bus, the bus may need to be split for the following reasons:

- Different bits of the bus go to different parts of the design.
- Some bits of the bus need not to be connected and have attributes on them (output pins mark unused, tie to high/low or tie to constant).

The bus pin can be split into standard or custom slices:

- Standard slices are common, off-the-shelf slices available in the right-click menu of a selected bus pin or port.
- Custom slices are various slice/width combinations that are possible for the given bus width but not available
  from the off-the-shelf listings in the right-click drop-down menu. A special dialog is available to customize the
  slices.

Refer to Custom Slices.for details.

## 4.5.5 Search Design Objects to Connect

For a large design with many instances and pins, it may be difficult to find the pin/port/instance/net to make connections.

Three different ways are available for addressing this issue:

- Find window
- · Net Filter in SmartDesign Canvas
- · Smart Search and Connect

## 4.5.5.1 Find Window

The Find window is outside the SmartDesign canvas, but can be used to easily find design objects to make net connections.

- 1. Open the SmartDesign component in the canvas.
- Click Edit > Find in the Libero SoC menu to open the Find window at the bottom of the Libero main window. You can also press CTRL+F to open the Find window.

**User Guide** 

- 3. Select Current Open SmartDesign in the Search in drop-down menu.
- 4. Enter the type of design objects (Instance/Net/Pin) in the **Type** drop-down menu.

## **Designing with SmartDesign**

- 5. Enter the string of characters in the **Find** field.
- Click Find All.
- 7. If there are matches, click the item in the **Search Results**.

The SmartDesign canvas will zoom in and highlight the design object. Zoom out far enough, with the design object still selected, to see the rest of the design and make the net connections.

## 4.5.5.2 Net Filter in SmartDesign Canvas

Use net filters in the SmartDesign Canvas to filter nets. Net filtering will filter out any nets that do not match the filter and make the SmartDesign Canvas less cluttered.

- Open the SmartDesign component.
- 2. Enter a string in the **Filter Nets** field. By default, the filter field has the "\* "character, which means all nets are shown (no filtering). Enter the net name or parts of the net name to filter the net you are interested in. To find all clock nets, you may want to put in \*clk\* in the field. Valid characters to enter in the field are:
  - "\*" a wild card that matches any number of characters
  - "?"- matches only one single character
  - [a-z, A-Z, 0-9] matches any character inside the bracket
  - The comma "," character or the space character is used to delimit multiple matches. A filter field with the
    entry "clk,reset" or "clk reset" matches any net names with the "clk" or "reset" string.

**Note:** For any term entered in the filter field that contains no "\*", "?", "[", "]", the tool adds the wild-card match "\*" before and after each term. "clk reset" and "\*clk\* \*reset\*" give the same matches. Net filtering is case-insensitive.

To narrow down the filter, click the **Show Only BIF Nets** check box. Only Bus Interface (BIF) nets that match the filter are shown. BIF nets that do not match the filter and non-BIF nets are hidden.

BIF pins are identified by the icon on the instance. BIF nets are nets connected to BIF pins.

## 4.6 Add or Modify Top-Level Ports

You can add ports to ports in your SmartDesign and rename the ports.

## 4.6.1 Add Prefixes to Bus Interface and Group Names on Top-level Ports


Bus Interfaces and Groups are comprised of other ports. On the top level, you can add prefixes to the group or bus interface port name to the sub-port names. To do so, right-click the group or bus interface port and choose **Prefix <name> to Port Names**.

## 4.6.2 Adding and Removing Ports

To add ports:

1. From the **SmartDesign** menu, choose **Add Port**. The Add Port dialog box appears (as shown in the following figure).

Figure 4-16. Add New Port Dialog Box



- Specify the name of the port you want to add. You can specify a bus port by indicating the bus width directly into the name using brackets [], such as mybus[3:0].
- Select the direction of the port. 3.
- If the port name contains illegal characters or violates HDL naming rules, an error message will be displayed in the dialog, and a new port will not be created.

To remove a port from the top level, right-click the port and choose **Delete**.

#### 4.6.3 **Modify Port**

To rename a top-level port, right-click the top-level port and choose **Modify Top Level Port**. You can rename the port, change the bus width (if the port is a bus), and change the port direction.

Right-click a top-level port and choose **Modify Port** to change the name and/or direction (if available).

#### 4.7 Invoke DRC on the Design

The DRC runs automatically when you generate your SmartDesign; the results appear in the Reports tab. You can also initiate a DRC by clicking on the Design Rule Check icon of the SmartDesign Canvas Icons.

For more information about running and understanding DRC results, see DRC Check.

#### 4.8 **Generate the Top-Level Component**

The SmartDesign that has been created must now be generated. Generating a SmartDesign component may fail if there are any DRC errors. DRC errors must be corrected before you generate your SmartDesign top-level component.

If the ports of a sub-design have changed, then the parent SmartDesign component will be annotated with the icon

🔯 in the **Design Hierarchy** tab of the Design Explorer. This issue must also be corrected before you generate your SmartDesign top-level component.

Once there are no further DRC errors, the top-level component can be generated either recursively or nonrecursively. Non-Recursive generation is enabled by default.

#### 4.8.1 **Recursive Generation**

In recursive generation mode, the **Generate** button will try to generate all sub-design SmartDesigns, starting with depth. The parent SmartDesign will only be generated if all the sub-designs are generated successfully. To enable recursive generation, from the Project menu, choose < Project > Preferences > Design Flow > Generate Recursively.

# Libero® SoC v2021.2 Designing with SmartDesign

## 4.8.2 Non-Recursive Generation

In the "non-recursive generation" mode, the **Generate** button will only attempt to generate the specified SmartDesign. This generation can be marked as successful even if a sub-design is ungenerated (either never attempted or

unsuccessfully attempted). An ungenerated component will be annotated with the icon in the **Design Hierarchy** tab of the Design Explorer.

## 5. Design Navigation Features

The SmartDesign Canvas provides the following navigational features:

- · Expand/Fold Instance
- · Magnified window

## 5.1 Expand and Fold Instance


The Expand and Fold instance feature allow you to traverse up (Fold Instance) and down (Expand Instance) the design hierarchy of a SmartDesign component.

An instance of a SmartDesign component which contains lower level hierarchies can be expanded or folded in place. Expanded means traversing one level of hierarchy for viewing. Fold means the design is collapsed to the next higher level. The expand/fold instance is a read-only view of the component.

The Expand and Fold actions are executed in place. The result of the Expand and Fold Instance appears in the same location, relative to the rest of the design in the same window. No new window is opened.


A folded design is indicated by a + sign at the top-left corner of the design. Clicking the + sign expands the folded design to the next lower levels of hierarchy. Alternatively, right-click the instance and select **Expand Inplace**.

Figure 5-1. Top-Level Design - Folded



An expanded design is indicated by a- sign at the top-left corner of the design. Clicking the - sign collapses the design hierarchy to the next higher level of hierarchy. Alternatively, right-click the instance and select **Fold Instance**.


Figure 5-2. Top-Level Design - Expanded



When a lower level of the design hierarchy is modified, the parent block that instantiates the modified lower level is indicated by the asterisk (\*) next to the name in the **SmartDesign Component Name** tab to indicate a change. If the modified block is two levels of hierarchy down, the design blocks of the next two higher levels have the asterisk (\*) next to their names (in the **SmartDesign** tab) to indicate that the design component has changed. The modified block is highlighted in red and clearly identified as [PORTS CHANGED].

**Note:** The red highlight and the [PORTS CHANGED] identification appears only after the higher level block(s) is folded and expanded again to expose the changed lower level block.

Figure 5-3. Red Highlight and Changed Module Identification



**Note:** Instead of [PORTS CHANGED], the error becomes [MISSING MODULE] if any one of the following conditions occurs:

- A lower level SmartDesign component instantiated in a higher level module/block has been deleted from the Project (Design Flow window > right-click **SmartDesign Component** and select **Delete from Project**).
- · An IP core instantiated in a higher level module/blocks is not found or has been removed from the vault.

If the changed or missing module/block is at the lowest level of hierarchy, the **Update Component** and **Generate Components** steps must be repeated at every level of hierarchy above the changed module/block until the top-level hierarchy is reached, updated, and regenerated.


## 5.1.1 Expand Inplace and Low-Level Blocks

When a design component is expanded any place, SmartDesign reads in the current state of the low-level blocks after it expands. If changes are made to the low-level blocks (e.g., name changes, connectivity changes, addition or deletion of instances, pin order changes), the Expand Inplace view must be folded and expanded again before the Expanded Inplace view shows the update.

The top-level ports in the low-level blocks are shown differently in the Expanded Inplace view if these top-level ports are:


- Inverted
- Sliced

Figure 5-4. Low-Level Block View with Inverted Port and Sliced Port



At the Expanded Inplace view, for inverted ports, an inverter symbol is displayed next to the port (circled in the following figure). For the slice ports in this view, a slicer instance is inserted for each sliced bus.

Figure 5-5. Expanded Inplace View with Inverter Symbol and Slicer Ports



## 5.1.2 Component Regeneration

When the port list of the lower level block has changed, you need to:

- 1. Go to next higher level of the design hierarchy.
- 2. Right-click the lower level component and select Update Component.
- 3. Generate the higher level component.

The red highlight and the [PORTS CHANGED] text disappear when the component update is successful.


## **Design Navigation Features**

## 5.2 Magnify Pin

This option is available to pins and ports only. Double-click a pin or a port or right-click and select **Magnify Pin** to access this option. The Magnify Pin window shows the specified pin/port's connections.


If the pin has a fanout of more than 1, the number 4 beside the + sign in the following figure shows the total fanout.

Figure 5-6. Magnify Pin Window



Click the + sign to see all the fanouts of the pin (see the following figure).

Figure 5-7. Magnify Pin Window with Fanout Expanded




Double-clicking the net/pin/port/instance inside the Magnify window zooms into and selects the item. This makes it easy to navigate inside large designs.

To close the Magnify window, click the **Delete** (X) button on the Magnify window or press ESC on the keyboard.

## 5.3 Go To Driver

Right-click a net/pin/port and select **Go To Driver**. SmartDesign zooms in and selects the driver of the net/pin/port at the current level of hierarchy.

Figure 5-8. Go To Driver



## 6. Appendix A - FAQ

The collection of SmartDesign Frequently Asked Questions are useful for anyone new to SmartDesign. The questions are grouped as follows:

## 6.1 Instantiating into your SmartDesign

- 1. Instantiating Into Your SmartDesign
- 2. How do I create my first SmartDesign?
- 3. I have a block that I wrote in VHDL (or Verilog), can I use that in my SmartDesign?
- 4. My HDL module has Verilog parameters or VHDL generics declared, how can I configure those in SmartDesign?

## 6.2 Working in SmartDesign

- 1. How do I make manual connections?
- 2. How do I connect a pin to the top level?
- 3. Oops, I just made a connection mistake. How do I disconnect two pins?
- 4. I need to apply some simple 'glue' logic between my cores. How do I do that?
- 5. My logic is a bit more complex than inversion and tie offs what else can I do?
- 6. How do I create a new top-level port for my design?
- 7. How do I rename one of my instances?
- 8. How do I rename my group pins?
- 9. I need to reconfigure one of my Cores, can I just double-click the instance?
- 10. I want more Canvas space to work with!

## 6.3 Working With Processor-Based Designs in SmartDesign

- 1. I need my peripheral at a specific address or slot.
- 2. How do I view the Memory Map of my design?
- 3. 6.10.3 How can I connect my own HDL block as a peripheral on the AMBA bus?
- 4. How do I start writing my application code for my design?
- 5. How do I simulate my processor design?

## 6.4 VHDL Construct Support in SmartDesign

- 1. What VHDL constructs do you support?
- 2. How can I import files with VHDL Special Types into SmartDesign?

## 6.5 Making the Design Look Nice

- 1. Can the tool automatically place my instances on the Canvas to make it look nice?
- 2. My design has a lot of connections, and the nets are making my design hard to read. What do I do?
- 3. My instance has too many pins on it; how can I minimize that?
- 4. Oops, I missed one pin that needs to be part of that group? How do I add a pin after I already have the group?
- 5. I have a pin that I don't want inside the group, how do I remove it?
- 6. How can I better see my design on the Canvas?

## 6.6 Generating the Design

- 1. Ok, I'm done connecting my design, how do I 'finish' it so that I can proceed to synthesis?
- 2. I get a message saying it's unable to generate my SmartDesign due to errors, what do I do? What is the Design Rules Check?
- 3. What does this error mean? How do I fix it?

## 6.7 General Questions

- 1. What is SmartDesign?
- 2. How do I create my first SmartDesign?
- 3. What are the differences between the Old and New SmartDesign Canvas?
- 4. What do I need to do with my existing SmartDesign component when I switch to the new SmartDesign?

## 6.7.1 What is SmartDesign?

SmartDesign is a design entry tool. It is the first tool in the industry that can be used for designing System on a Chip designs, custom FPGA designs or a mixture of both types in the same design. A SmartDesign can be the entire FPGA design, part of a larger SmartDesign, or a user created IP that can be stored and reused multiple times. It is a simple, intuitive tool with powerful features that enables you to work at the abstraction level at which you are most comfortable.

It can connect blocks together from a variety of sources, verify your design for errors, manage your mem- ory map, and generate all the necessary files to allow you to simulate, synthesize, and compile your design.

## 6.7.2 How do I create my first SmartDesign?

In the Libero SoC Project Manager Design Flow window, under Create Design, double-click Create SmartDesign.

## 6.7.3 What are the differences between the old and new SmartDesign Canvas?

There are no major differences between the old and new SmartDesign canvas. The layout and features are similar.

## 6.7.4 What must I do with my current SmartDesign component when I switch to the new SmartDesign?

If you want to import SmartDesign components generated in the old canvas into a new SmartDesign canvas, import the .cxf file and the associated HDL files and IP cores and configure them. However, if you want to open a project in the new version, you must update project data.

## 6.8 Instantiating Into Your SmartDesign

## 6.8.1 Where is the list of cores that I can instantiate into my SmartDesign?

The list of available cores is displayed in the Catalog. This catalog contains all DirectCore IP, Design Block cores, and macros.

Drag and drop the core from the Catalog onto your SmartDesign Canvas. The Core Configurator opens. Configure the core and an instance of your Core appears on the Canvas.

## 6.8.2 Can I use a block that I wrote in VHDL (or Verilog) in my SmartDesign?

Yes, import your HDL file into the Project Manager (**File > Import Files**) to have your HDL module appear in the Project Manager Hierarchy. Then drag-and-drop it from the Design Hierarchy onto your SmartDesign Canvas.

## 6.8.3 My HDL module has Verilog parameters or VHDL Generics declared, how can I configure those in SmartDesign?

If your HDL module contains configurable parameters, you must create a 'core' from your HDL before using it in SmartDesign. Once your HDL module is in the Project Manager Design Hierarchy, right-click and choose **Create** 

Core from HDL. You can then add bus interfaces to your module if necessary. Once this is complete, you can drag your new HDL core into the SmartDesign Canvas and configure your parameters by double-clicking it.

#### 6.9 Working in SmartDesign

#### 6.9.1 How do I make manual connections?

Connection tool is automatically activated and cross icon is displayed when hovering over port icon. When cross icon is displayed, you can left click and start dragging to the target.

- For the pins, connection tool is activated when hovering over pin icon or pin name.
- For the nets, connections tool is activated when hovering over any part of the net.

The connection tool will not activate when hovering over pin/port/net for the following cases:

- · For the hierarchy views.
- Inside the configurator window.
- When "Zoom to Selected Area" mode is activated.
- When "Add Note" mode is activated.

#### 6.9.2 How do I connect a pin to the top level?

Right-click the pin and choose Promote to Top Level.

For multiple pins, select all the pins you want to promote, right-click one of the pins, and choose **Promote to Top Level**. All your selected pins will be promoted to the top level.

#### 6.9.3 I made a connection mistake. How do I disconnect two pins?

Use CTRL+Z to undo your last action. If you want to undo your 'undo', use redo (CTRL+Y). To disconnect pins you can:

- · Right-click the pin you want to disconnect and choose **Disconnect**.
- Select the net and press the delete key.

#### 6.9.4 How can I apply simple 'glue' logic between cores?

For basic inversion of pins, you can right-click a pin and choose Invert. An inverter will be placed at this pin when the design is generated. You can also right-click a pin and choose **Tie Low** or **Tie High** if you want to connect the pin to either GND or VCC.

To tie an input bus to a constant, right-click the bus and choose **Tie to Constant**. To mark an output pin as unused, right-click the pin and choose Mark as Unused.

To clear these, just right-click on the pin again and choose Clear Attribute.

#### 6.9.5 My logic is more complex than inversion and tie offs - what else can I do?

You have full access to the library macros, including AND, OR, and XOR logic functions. These are located in the Catalog, listed under Macro Library. Drag the logic function onto your SmartDesign Canvas.

#### 6.9.6 How do I create a new top-level port for my design?

Click the Add Port button in the Canvas toolbar

#### 6.9.7 How do I rename one of my instances?

Right-click the instance on the Canvas and a dialog opens for you to rename the instance. The instance name is located directly above the instance on the Canvas.

**User Guide** 

#### 6.9.8 How do I rename my top-level port?

Right-click the port you want to rename and choose Modify/Rename.

#### 6.9.9 How do I rename my group pins?

Right-click the group pin you want to rename and choose Rename.

#### 6.9.10 I need to reconfigure one of my Cores, can I just double-click the instance?

Yes.

#### 6.9.11 I want more Canvas space to work with!

Maximize your workspace (CTRL+W), and your Canvas will maximize within the Project Manager. Press CTRL+W again if you need to see your Hierarchy or Catalog.

#### 6.10 Working with Processor-Based/AMBA-Bus Designs

#### 6.10.1 I need my peripheral at a specific address or slot

Right-click the Canvas and choose View Memory Map to invoke the View Memory Map dialog that enables you to set a peripheral to a specific address on the bus.

The bus core will show the slot numbers on the bus interface pins. These slot numbers correspond to a memory address on the bus.

Verify that your peripheral is mapped to the right bus address by viewing the Memory Map.

#### 6.10.2 How do I view the Memory Map of my design?

Generate your project and open datasheet in Report View.

The memory map section will also show the memory details of each peripheral, including any memory mapped registers.

#### 6.10.3 How can I connect my own HDL block as a peripheral on the AMBA bus?

SmartDesign supports automatic creation of data driven configurators based on HDL generics/parameters.

If your block has all the necessary signals to interface with the AMBA bus protocol (ex: address, data, control signals):

- Right-click your custom HDL block and choose Create Core from HDL. The Libero SoC creates your core and asks if you want to add bus interfaces.
- Click Yes to open the Edit Core Definition dialog box and add bus interfaces. Add the bus interfaces as necessary.
- Click **OK** to continue.

Now your instance has a proper AMBA bus interface on it. You can manually connect it to the bus or let Auto Connect find a compatible connection.

#### 6.10.4 How do I start writing my application code for my design?

Libero SoC simplifies the embedded development process by automatically creating the workspace and project files for the Software IDE that you specify in the Tools profile.

Once you have generated your design, the firmware and workspace files will automatically be created. Click Write Application Code in the Design Flow tab and the Software IDE tool will open your design's workspace files.

#### 6.10.5 How do I simulate my processor design?

SmartDesign automatically generates the necessary Bus Functional Model (BFM) scripts required to simulate your processor based design. A top-level testbench for your SmartDesign is generated automatically as well.

**User Guide** 

Create your processor design, generate it, and you will be able to simulate it in ModelSim.

#### 6.11 VHDL Construct Support in SmartDesign

#### 6.11.1 What VHDL constructs are supported?

VHDL supports the following data types on entity ports of imported VHDL files and treat it as special types in Libero SoC.

- 1. Integer with defined range
- 2. Array with defined range
- 3. Array of arrays with defined range
- Record with supported data types 4.

#### 6.11.2 How can I import files with VHDL Special Types into SmartDesign?

To work with a VHDL file with Special Types, you must:

- Drag and drop the entity into SmartDesign and connect it just as you would with any other SmartDesign instance.
- 2. If an unsupported data type is used on entity ports the following error will be thrown.

```
Error: Cannot instantiate module 'module name'
                                               from file 'file name'. The module/entity
'module name' uses unsupported data types for the ports..
```

- Generate the SmartDesign.
- Continue with the Libero SoC Design Flow steps (Synthesis, Simulation, etc.).

#### 6.12 Making the Design Look Nice

#### 6.12.1 Can the tool automatically place my instances on the Canvas to make it look nice?

Yes. Right-click the Canvas white space and choose Auto Arrange Instances.

#### 6.12.2 My design has a lot of connections, which make my design hard to read. What do I do?

You can disable the display of the nets in the toolbar (Hide Nets). This hides all the nets in your design automatically.

You can still see how pins are connected by selecting a net stub, the net will automatically be visible again as a RAST net. The tooltip also shows the drivers of the pin.

To show BIF Nets only, check the box at the far right of the SmartDesign Canvas window.

#### 6.12.3 My instance has too many pins on it; how can I minimize that?

Group functional or unused pins together. For example, on the CoreInterrupt there are 8 FIQ- Source\* and 32 IRQSource\* pins, group these together since they are similar in functionality.

To group pins, select all the pins you want to group, then right-click one of the pins and choose Add pins to group.

If a pin is in a group, you are still able to use it and form connections with it. Expand the group to gain access to the pin. All Member pins of the group are shown.

Pins in a group can be hidden and collapsed into the group. If a pin (in a group) is connected to a net, then the pin cannot be hidden and collapsed into the group. Pins (in a group) can be hidden and col- lapsed if the pins are tie-off/marked unused/disconnected.

#### 6.12.4 I missed one pin that needs to be part of that group? How do I add a pin after I already have the group?

Select the group, right-click the pin you want to add and select Add Pin to Group.

#### 6.12.5 How do I remove a pin that I don't want inside the group?

Right-click the pin and choose **Ungroup Pin** or select the pin and press the Delete key on the keyboard.

#### 6.12.6 How can I improve the readability of my design on the Canvas?

Use the zoom icons in the Canvas toolbar zoom in, zoom out, zoom to fit, and Zoom selection. You can also maximize your workspace with CTRL+W.

**User Guide** 

## 6.13 Generating the Design

- 6.13.1 Now that I am done connecting my design, how do I finish it so that I can proceed to synthesis? In the SmartDesign Canvas toolbar, click the **Generate Component** icon.
- 6.13.2 I get a message that my SmarDesign cannot be generated due to errors. What do I do and what is the Design Rules Check?

The Design Rules Check is included in your Report View. It lists all the errors and warnings in your design, including unconnected input pins, required pin connections, configuration incompatibilities between cores, etc.

Errors are shown with a small red stop sign and must be corrected before you can generate. Warnings can be ignored.

For details Appendix C - DRC Check.

### 6.13.3 What does this error mean and how do I fix it?

Review the errors in Appendix C - DRC Check to correct DRC violations.

## 7. Appendix B - Glossary

## Table 7-1. SmartDesign Glossary

Term	Description	
BIF	Abbreviation for bus interface. Logical grouping of ports or pins that represent a single functional purpose. May contain both input and output, scalars, or buses. A bus interface is a specific mapping of a bus definition onto a component instance.	
Bus	An array of scalar ports or pins, where all scalars have a common base name and have unique indexes in the bus.	
Bus Definition	Defines the signals that comprise a bus interface. Includes which signals are present on an initiator, target, or system interface, signal direction, width, default value, etc. A bus definition is not specific to a logic or design component but is a type or protocol.	
Bus Interface Net	A connection between two or more compatible bus interfaces Canvas A visual representation of the canvas for placing components and stitching the components to create a working design.	
Driver	A driver is the origin of a signal on a net. The input and target BIF ports of the top-level or the output and Initiator BIF ports from instances are drivers.	
Instance	A block-like item with pins on either side of it. These are connected together to create designs. You may have multiple instances of a single component in your design. For each specific instance, you usually will have custom connections that differ from other instances of the same component.	
Net	A wire that connects pins/ports in a design PAD The property of a port that must be connected to a design's top- level port. PAD ports will eventually be assigned to a package pin. In SmartDesign, these ports are automatically promoted to the top-level and cannot be modified.	
Pins	Pins are the inputs/outputs/inouts of an instance that a net can be attached to for connection with other components in the design. By default, pins are placed on either the left (inputs) or the right side (outputs and inouts) of the instance. Pin order can be modified for a cleaner, less cluttered connection.	
Port	A port is like a pin, but it is not attached to an instance. It acts as a way of letting a net connect to the outside world. A port has a direction (input, output, bidirectional) and may be referred to as a 'scalar port' to indicate that only a single unit-level signal is involved. In contrast, a bus interface on an instance may be considered as a non-scalar, composite port.	
Macro	A type of very basic instance that typically has a special well- known shape associated with it. Inside of more complicated instances will be connected macros to do a more complicated function. Macros are specific to the technology family. Macros are listed in the Basic Macro group in the Catalog.	
HDL File	A specially formatted text-file that describes the designs you create in a standard way.	
Viewport	The rectangular view area of the canvas that is visible to you. You can move the viewport around on the canvas or zoom in/out to view your design. Showing the whole canvas would be too large in most cases.	
Initiator BIF	Initiator Bus Interface. The bus interface that initiates a transaction (such as a read or write request) on a bus.	
Target BIF	Target Bus Interface. The bus interface that responds to a transaction (such as a read or write request) on a bus.	

## Libero® SoC v2021.2

## Appendix B - Glossary

continued		
Term	Description	
System Bus Interface	Interface that is neither initiator nor target; enables specialized connections to a bus.	
Slice	A slice is created from a bus. It is a portion of the bus and it contains some but not all scalar members of the bus.	
Top-Level Port	An external interface connection to the outside world. Scalar if a 1-bit port, bus if a multiple-bit port or a Bus Interface (BIF). These are connected to the pad/package pins of the FPGA device.	
Pin Group	A grouping of pins (scalar or bus) you create for easy connection or identification.	

## 8. Appendix C - DRC Check

When SmartDesign components are generated, the tool automatically enforces DRCs. The component is generated if the check passes.

Alternatively, to invoke DRC checks without generating the component, click the **DRC check** icon toolbar.




To view the results of the DRC check, from the **Design** menu, choose **Reports**. The Report is named 
component> DRC xml in the **Reports** tab. DRC errors are also reported in the Log/Message window.

Click the links on the DRC report. SmartDesign zooms in and highlights the design object that is the subject of the DRC violation.

You must correct all DRC errors before you can generate the SmartDesign component and continue with the design flow

Figure 8-1. DRC Report



## 8.1 Message Types and Corrective Actions

The following are the more common DRC errors and the corrective actions you need to take.

Table 8-1. DRC Errors and Corrective Actions

DRC Error	Description
Unused Instance	You must remove this instance or connect at least one output pin to the rest of the design.
Out-of-date Instance	You must update the instance to reflect a change in the component referenced by this instance.
Undriven Pin	To correct the error you must connect the pin to a driver or change the state, i.e., tie low (GND), tie high (VCC), tie to Constant or marked unused.

continued			
DRC Error	Description		
Floating Driver	You can mark the pin unused if it is not going to be used in the current design. Pins marked unused are ignored by the Design Rules Check.		
Unconnected Bus Interface	You must connect this bus interface to a compatible port because it is required connection.		
Required Bus Interface Connection	You must connect this bus interface before you can generate the design. These are typically silicon connection rules.		
Exceeded Allowable Instances for Core	Some IP cores can only be instantiated a certain number of times for legal design. For example, there can only be one CortexM1 or CoreMP7 in a design because of silicon limitations. You must remove the extra instances. This check is technology-dependent.		
Incompatible Family Configuration	The instance is not configured to work with this project's Family setting. Either it is not supported by this family or you need to re-instantiate the core. This DRC check is family/technology-dependent.		
No RTL License, No Obfuscated License, No Evaluation License	You do not have the proper license to generate this core. Contact Microchip SoC to obtain the necessary license.		
No Top level Ports	There are no ports on the top level. To auto-connect top-level ports, right-click the Canvas and choose Auto-connect		
Self-Instantiation	The component <component_name> corresponds to the current SmartDesign design. A component cannot instantiate itself.</component_name>		
	Note: This message is reported only in the Log Window.		

## 9. Revision History

Revision	Date	Description
С	08/2021	<ul> <li>Updated the following tables: <ul> <li>2.1 SmartDesign Icons</li> <li>2.2 SmartDesign Hotkeys</li> </ul> </li> <li>Added note related to Port/Net/Instance naming rules in the 3. SmartDesign User Actions section.</li> <li>Added 3.4 Copy, Cut, and Paste.</li> <li>Added 4.2 Creating Hierarchical Smart Design.</li> <li>Added 4.3 Manage Synthesis Attributes.</li> <li>Added 4.5.1 Smart Search and Connect.</li> <li>Updated 6.4 VHDL Construct Support in SmartDesign.</li> </ul>
В	04/2021	<ul> <li>Updated 3.5 View Memory Map by adding information related to Downgrade option in the Preferences window.</li> <li>Updated 2.1 SmartDesign Icons section since Connection Mode icon is removed from the tool.</li> <li>Updated 4.5 Make the Connections by removing Connection Mode details since it has been converted to inbuilt Connection Tool.</li> <li>Updated 6.9.1 How do I make manual connections? section with information related to the Connection Tool.</li> </ul>
Α	11/2020	Document converted to Microchip template. Initial Revision.

## 10. Microchip FPGA Technical Support

Microchip FPGA Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. This section provides information about contacting Microchip FPGA Products Group and using these support services.

## 10.1 Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call 800.262.1060
- From the rest of the world, call 650.318.4460
- Fax, from anywhere in the world, 650.318.8044

## 10.2 Customer Technical Support

Microchip FPGA Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microchip FPGA Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

You can communicate your technical questions through our Web portal and receive answers back by email, fax, or phone. Also, if you have design problems, you can upload your design files to receive assistance. We constantly monitor the cases created from the web portal throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

Technical support can be reached at soc.microsemi.com/Portal/Default.aspx.

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), log in at soc.microsemi.com/Portal/Default.aspx, go to the **My Cases** tab, and select **Yes** in the ITAR drop-down list when creating a new case. For a complete list of ITAR-regulated Microchip FPGAs, visit the ITAR web page.

You can track technical cases online by going to My Cases.

## 10.3 Website

You can browse a variety of technical and non-technical information on the Microchip FPGA Products Group home page, at www.microsemi.com/soc.

## 10.4 Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support at (https://soc.microsemi.com/Portal/Default.aspx) or contact a local sales office.

Visit About Us for sales office listings and corporate contacts.

## The Microchip Website

Microchip provides online support via our website at <a href="www.microchip.com/">www.microchip.com/</a>. This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
  guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## **Product Change Notification Service**

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

## **Customer Support**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

## Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal
  conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features
  of the Microchip devices. We believe that these methods require using the Microchip products in a manner
  outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code
  protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code
  protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly
  evolving. We at Microchip are committed to continuously improving the code protection features of our products.
  Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act.
  If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue
  for relief under that Act.

© 2021 Microchip Technology Inc. User Guide DS50003075C-page 69

## **Legal Notice**

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-8572-8

## **Quality Management System**

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



## **Worldwide Sales and Service**

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
Tel: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
Technical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
www.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
Web Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
www.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
Atlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Duluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
Tel: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
Fax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
Austin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Tel: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Boston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Westborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
Tel: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
Fax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
Itasca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
Tel: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
Fax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
Dallas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
Addison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
Tel: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
Fax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
Detroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
Novi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
Tel: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
Houston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
Tel: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
Indianapolis	China - Xiamen	1001.25.01.10.21.00	Tel: 31-416-690399
Noblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
Tel: 317-773-8323	China - Zhuhai		Norway - Trondheim
Fax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
Tel: 317-536-2380			Poland - Warsaw
Los Angeles			Tel: 48-22-3325737
Mission Viejo, CA			Romania - Bucharest
Tel: 949-462-9523			Tel: 40-21-407-87-50
Fax: 949-462-9608			Spain - Madrid
Tel: 951-273-7800			Tel: 34-91-708-08-90
Raleigh, NC			Fax: 34-91-708-08-91
Tel: 919-844-7510			Sweden - Gothenberg
New York, NY			Tel: 46-31-704-60-40
Tel: 631-435-6000			Sweden - Stockholm
San Jose, CA			Tel: 46-8-5090-4654
Tel: 408-735-9110			UK - Wokingham
Tel: 408-436-4270			Tel: 44-118-921-5800
Canada - Toronto			Fax: 44-118-921-5820
Tel: 905-695-1980			1 dx. 44-110-021-0020
Fax: 905-695-2078			
1 ax. 300-030-2010			