# Tcl Commands Reference Guide Libero SoC v11.8 SP3

NOTE: PDF files are intended to be viewed on the printed page; links and cross-references in this PDF file may point to external files and generate an error when clicked. View the online help included with software to enable all linked content.





Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Fax: +1 (949) 215-4996

sales.support@microsemi.com www.microsemi.com

Email:

©2018 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

#### **About Microsemi**

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

5-02-00529-9/01.18



## **Table of Contents**

Introduction to Tcl Scripting	15
Tcl Commands and Supported Families	15
Tcl Command Documentation Conventions	27
Project Manager Tcl Command Reference	28
Designer Tcl Command Reference	32
Basic Syntax	40
Types of Tcl commands	42
Variables	42
Command substitution	43
Quotes and braces	43
Lists and arrays	44
Control structures	45
Handling Exceptions (Tcl Scripting)	46
Print statement and Return values	46
Running Tcl Scripts from the GUI	47
Running Tcl Scripts from the Command Line	48
Exporting Tcl Scripts	49
extended_run_lib - Libero SoC Only	50
extended_run_shell - Designer Only	53
Sample Tcl Script - Designer	56
Sample Tcl Script - Project Manager	57
Tcl Flow in the Libero SoC for SmartFusion, Fusion, IGLOO, ProASIC3	57
Tcl Flow in the Libero SoC	58
- · · · · · · · · · · · · · · · · · · ·	
Project Manager Tcl Commands	
add_file_to_library	
add_library	
add_modelsim_path	
add_profile	
associate_stimulus	
change_link_source	
check_hdl	
check_schematic	
close_design	
close_project	
create_links	
create_symbol	
delete_files	
download_core	
edit profile	68



export_as_link	69
export_design_summary	69
export_profiles	70
export_script	70
generate_hdl_from_schematic	71
mport_files (Libero SoC)	71
new_project	74
ppen_project	78
organize_cdbs	78
organize_constraints	
organize_sources	80
organize_tool_files	81
project_settings	
efresh	84
remove_core	
emove_library	84
emove_profile	
ename_library	
un_simulation	
un_synthesis	87
save_project_as	
save_log	
save_project	
select_profile	
set_actel_lib_options	
set_device (Project Manager)	
set_modelsim_options	
set_option	
set_user_lib_options	
set_root	
unlink	
use_file	
use_source_file	
check_fdc_constraints	
check_ndc_constraints	
check_pdc_constraints	
check_sdc_constraints	
configure_tool (SmartFusion2, IGLOO2, RTG4)	
export_ba_files (SmartFusion2, IGLOO2, RTG4)	
export_bitstream_file (SmartFusion2, IGLOO2, RTG4)	
export_bsdl_file (SmartFusion2, IGLOO2, RTG4)	
export_firmware (SmartFusion2, IGLOO2, RTG4)	
export_fp_pdc (SmartFusion2, IGLOO2, RTG4)	
export_ibis_file (SmartFusion2, IGLOO2, RTG4)	
export_io_pdc (SmartFusion2, IGLOO2, RTG4)	107



export_job_data (SmartFusion2, IGLOO2)	.107
export_netlist_file (SmartFusion2, IGLOO2, RTG4)	.108
export_pin_reports (SmartFusion2, IGLOO2, RTG4)	.108
export_prog_job (SmartFusion2, IGLOO2, RTG4)	.109
export_sdc_file (SmartFusion2, IGLOO2, RTG4)	.110
generate_component	
generate_sdc_constraint_coverage (SmartFusion2, IGLOO2, RTG4)	.111
import_component	
import_component_data (SmartFusion2, IGLOO2, RTG4)	.112
loopback_test (SmartFusion2, IGLOO2, RTG4)	.113
prbs_test (SmartFusion2, IGLOO2, RTG4)	.114
rename_file	.115
run_tool (SmartFusion2, IGLOO2, RTG4)	.115
select_libero_design_device (SmartFusion2, IGLOO2, RTG4)	.117
set_as_target	.118
set_live_probe (SmartFusion2, IGLOO2, RTG4)	.119
unset_as_target	.119
add_probe	.120
are_all_source_files_current	.121
backannotate	.121
close_design	.122
configure_tool (SmartFusion, IGLOO, ProASIC3 and Fusion)	.123
delete_probe	.125
export_io_constraints_from_adb	.125
generate_ba_files	.126
generate_hdl_netlist (SmartFusion, IGLOO, ProASIC3, and Fusion)	.126
generate_probes	.127
get_design_filename	.127
get_design_info	.128
get_out_of_date_files	.130
ioadvisor_apply_suggestion	.130
ioadvisor_commit	.131
ioadvisor_restore	.131
ioadvisor_restore_initial_value	.132
ioadvisor_set_outdrive	.133
ioadvisor_set_slew	.133
ioadvisor_set_outputload	.134
is_source_file_current	.135
new_design	.135
open_design	.136
pin_assign	.137
pin_commit	.140
pin_fix	.140
pin_fix_all	
pin_unassign	.142
pin_unassign_all	.142



run_designer	143
run_drc	144
run_tool (SmartFusion, IGLOO, ProASIC3 and Fusion)	145
Command Tools – SmartFusion2, IGLOO2, and RTG4	147
COMPILE (SmartFusion2, IGLOO2, and RTG4) - Classic Constraint Flow	
CONFIGURE_CHAIN (SmartFusion2, IGLOO2, RTG4)	149
FLASH_FREEZE (SmartFusion2, IGLOO2, RTG4)	150
GENERATEPROGRAMMINGFILE (SmartFusion2, IGLOO2, and RTG4)	151
PROGRAMDEVICE (SmartFusion2 and IGLOO2)	151
PROGRAMMING_BITSTREAM_SETTINGS (RTG4 Only)	153
PLACEROUTE (SmartFusion2, IGLOO2, RTG4)	154
PROGRAM_OPTIONS (SmartFusion2 and IGLOO2)	156
PROGRAM_RECOVERY (SmartFusion2, IGLOO2)	157
PROGRAMMER_INFO (SmartFusion2, IGLOO2)	158
SPM – SmartFusion2 and IGLOO2	161
SYNTHESIZE	165
USER_PROG_DATA (SmartFusion2, IGLOO2)	167
VERIFYPOWER (SmartFusion2, IGLOO2, RTG4)	168
VERIFYTIMING (SmartFusion2, IGLOO2, RTG4)	168
Command Tools - SmartFusion, IGLOO, ProASIC3, and Fusion	170
COMPILE (SmartFusion, IGLOO, ProASIC3, and Fusion)	170
EXPORTIBIS (SmartFusion, IGLOO, ProASIC3, Fusion)	171
EXPORTPIN (SmartFusion, IGLOO, ProASIC3, and Fusion)	171
EXPORTPROGRAMMINGFILE (SmartFusion, IGLOO, ProASIC3, and Fusion)	172
EXPORTSDF (SmartFusion, IGLOO, ProASIC3, and Fusion)	172
GENERATEPROGRAMMINGDATA (SmartFusion, IGLOO, ProASIC3, and Fusion)	173
PLACEROUTE (SmartFusion, IGLOO, ProASIC3, and Fusion)	173
PUBLISHBLOCK (SmartFusion, IGLOO, ProASIC3, and Fusion)	174
VERIFYTIMING (SmartFusion, IGLOO, ProASIC3, and Fusion)	175
SmartDebug Tcl Commands – SmartFusion2, IGLOO2, and RTG4	176
add_probe_insertion_point	176
add_to_probe_group (SmartFusion2, IGLOO2, and RTG4)	176
create_probe_group (SmartFusion2, IGLOO2, and RTG4)	177
delete_active_probe	177
export_smart_debug_data (SmartFusion2, IGLOO2, and RTG4)	177
get_programmer_info	179
load_active_probe_list	
loopback_test (SmartFusion2, IGLOO2, RTG4)	
move_to_probe_group (SmartFusion2, IGLOO2, and RTG4)	
prbs_test (SmartFusion2, IGLOO2, RTG4)	
program_probe_insertion	
ungroup (SmartFusion2, IGLOO2, and RTG4)	
read_active_probe (SmartFusion2, IGLOO2, and RTG4)	182



read_Isram (SmartFusion2, IGLOO2, RTG4)	183
read_usram (SmartFusion2, IGLOO2, RTG4)	183
remove_from_probe_group (SmartFusion2, IGLOO2, and RTG4)	
remove_probe_insertion_point	
save_active_probe_list	185
select_active_probe (SmartFusion2, IGLOO2, and RTG4)	185
serdes_lane_reset	
serdes_read_register (SmartFusion2, IGLOO2, and RTG4)	187
serdes_write_register (SmartFusion2, IGLOO2, and RTG4)	188
set_live_probe (SmartFusion2, IGLOO2, RTG4)	188
ungroup (SmartFusion2, IGLOO2, and RTG4)	189
unset_live_probe	190
write_active_probe (SmartFusion2, IGLOO2, and RTG4)	190
write_Isram (SmartFusion2, IGLOO2, RTG4)	
write_usram (SmartFusion2, IGLOO2, RTG4)	192
SmartDebug Tcl Commands – SmartFusion, IGLOO, ProASIC3, and	
Fusion	194
check_flash_memory	194
compare_analog_config	195
compare_flashrom_client	196
compare_memory_client	196
read_analog_block_config	197
read_device_status	198
read_flash_memory	198
read_flashrom	199
read_id_code	200
recover_flash_memory	201
sample_analog_channel	201
set_debug_device	203
set_debug_programmer	203
SmartPower Tcl Commands – SmartFusion2, IGLOO2, and RTG4	
smartpower_add_new_scenario	
smartpower_add_pin_in_domain	
smartpower_battery_settings	
smartpower_change_clock_statistics	
smartpower_change_setofpin_statistics	
smartpower_commit	
smartpower_compute_vectorless	
smartpower_create_domain	
smartpower_edit_scenario	
smartpower_import_vcd	
smartpower_init_do	
smartpower_init_set_clocks_options	
smartpower init set combinational options	216



smartpower_init_set_enables_options	217
smartpower_init_set_primaryinputs_options	217
smartpower_init_set_registers_options	218
smartpower_init_setofpins_values	218
smartpower_remove_all_annotations	219
smartpower_remove_file	
smartpower_remove_pin_probability	221
smartpower_remove_scenario	221
smartpower_report_power	221
smartpower_report_power_activity_map	229
smartpower_report_power_peak_analyzer	232
smartpower_report_power_sequencer	236
smartpower_set_mode_for_analysis	239
smartpower_set_mode_for_pdpr	239
smartpower_set_operating_condition	240
smartpower_set_operating_conditions	240
smartpower_set_pin_probability	242
smartpower_set_process	242
smartpower_set_scenario_for_analysis	243
smartpower_set_temperature_opcond	
smartpower_set_voltage_opcond	244
smartpower_temperature_opcond_set_design_wide	245
smartpower_temperature_opcond_set_mode_specific	246
smartpower_voltage_opcond_set_design_wide	247
smartpower_voltage_opcond_set_mode_specific	248
0	
SmartPower Tcl Commands – SmartFusion, IGLOO, ProASIC3, and	050
Fusion	
Fusionreport (Power)	250
Fusionreport (Power)report (Data Change History)report (Data Change History)	250 257
Fusionreport (Power)report (Data Change History)report (Activity and Hazards Power Report)	250 257 258
Fusion report (Power) report (Data Change History) report (Activity and Hazards Power Report) smartpower_add_new_scenario	250 257 258 262
Fusion report (Power) report (Data Change History) report (Activity and Hazards Power Report) smartpower_add_new_scenario smartpower_add_pin_in_domain	250 257 258 262 262
Fusion report (Power) report (Data Change History) report (Activity and Hazards Power Report) smartpower_add_new_scenario smartpower_add_pin_in_domain smartpower_battery_settings	250 257 258 262 262
Fusion report (Power) report (Data Change History) report (Activity and Hazards Power Report) smartpower_add_new_scenario smartpower_add_pin_in_domain smartpower_battery_settings smartpower_change_clock_statistics	250 257 258 262 262 263
Fusion report (Power) report (Data Change History) report (Activity and Hazards Power Report) smartpower_add_new_scenario smartpower_add_pin_in_domain smartpower_battery_settings smartpower_change_clock_statistics smartpower_change_setofpin_statistics	250 257 258 262 262 263 264
Fusion report (Power) report (Data Change History) report (Activity and Hazards Power Report) smartpower_add_new_scenario smartpower_add_pin_in_domain smartpower_battery_settings smartpower_change_clock_statistics smartpower_change_setofpin_statistics smartpower_commit.	250 257 258 262 262 263 264 265
Fusion report (Power) report (Data Change History) report (Activity and Hazards Power Report) smartpower_add_new_scenario smartpower_add_pin_in_domain smartpower_battery_settings smartpower_change_clock_statistics smartpower_change_setofpin_statistics smartpower_commit. smartpower_compute_vectorless	250 257 258 262 263 263 265 266
Fusion report (Power)	250 257 258 262 262 263 265 266 266
Fusion report (Power) report (Data Change History) report (Activity and Hazards Power Report) smartpower_add_new_scenario smartpower_add_pin_in_domain smartpower_battery_settings smartpower_change_clock_statistics smartpower_change_setofpin_statistics smartpower_commit. smartpower_compute_vectorless smartpower_create_domain smartpower_edit_scenario	250 257 258 262 263 264 265 266 266
Fusion report (Power) report (Data Change History) report (Activity and Hazards Power Report) smartpower_add_new_scenario smartpower_add_pin_in_domain smartpower_battery_settings smartpower_change_clock_statistics smartpower_change_setofpin_statistics smartpower_commit smartpower_compute_vectorless smartpower_create_domain smartpower_edit_scenario smartpower_import_vcd	250 257 258 262 263 264 265 266 266 267 268
Fusion report (Power) report (Data Change History) report (Activity and Hazards Power Report) smartpower_add_new_scenario smartpower_add_pin_in_domain smartpower_battery_settings smartpower_change_clock_statistics smartpower_change_setofpin_statistics smartpower_commit smartpower_compute_vectorless smartpower_create_domain smartpower_edit_scenario smartpower_import_vcd smartpower_init_do	250 257 258 262 263 264 265 266 266 266 267 268
Fusion report (Power) report (Data Change History) report (Activity and Hazards Power Report) smartpower_add_new_scenario smartpower_add_pin_in_domain smartpower_battery_settings smartpower_change_clock_statistics smartpower_change_setofpin_statistics smartpower_commit smartpower_compute_vectorless smartpower_create_domain smartpower_edit_scenario smartpower_import_vcd smartpower_init_do smartpower_init_set_clocks_options	250 257 258 262 263 264 266 266 266 267 268 270
Fusion report (Power) report (Data Change History) report (Activity and Hazards Power Report) smartpower_add_new_scenario smartpower_add_pin_in_domain smartpower_battery_settings smartpower_change_clock_statistics smartpower_change_setofpin_statistics smartpower_commit smartpower_compute_vectorless smartpower_create_domain smartpower_edit_scenario smartpower_import_vcd smartpower_init_do	250 257 258 262 263 264 266 266 266 267 268 270



smartpower_init_set_primaryinputs_options	274
smartpower_init_set_registers_options	275
smartpower_init_setofpins_values	275
smartpower_remove_all_annotations	276
smartpower_remove_file	277
smartpower_remove_pin_probability	277
smartpower_remove_scenario	
smartpower_report_power	278
smartpower_report_power_activity_map	286
smartpower_report_power_peak_analyzer	289
smartpower_report_power_sequencer	293
smartpower_set_mode_for_analysis	295
smartpower_set_mode_for_pdpr	296
smartpower_set_operating_condition	297
smartpower_set_pin_probability	297
smartpower_set_scenario_for_analysis	298
smartpower_set_temperature_opcond	298
smartpower_set_voltage_opcond	299
smartpower_temperature_opcond_set_design_wide	300
smartpower_temperature_opcond_set_mode_specific	301
smartpower_voltage_opcond_set_design_wide	302
smartpower_voltage_opcond_set_mode_specific	303
SmartTime Tcl Commands – SmartFusion2, IGLOO2, and RTG4	
all_inputs	305
all_inputsall_outputs	305 305
all_inputs	305 305 306
all_inputs	305 305 306
all_inputs	305 305 306
all_inputs	305 305 306 306
all_inputs all_outputs all_registers check_constraints clone_scenario	305 305 306 306 307
all_inputs	305 305 306 307 307
all_inputs all_outputs all_registers check_constraints clone_scenario create_clock create_generated_clock	305 305 306 307 307 308
all_inputs	305 305 306 307 307 308 309
all_inputs all_outputs all_registers check_constraints clone_scenario create_clock create_generated_clock create_scenario create_set	305 305 306 307 307 308 309 310
all_inputs all_outputs all_registers check_constraints clone_scenario create_clock create_generated_clock create_scenario create_scenario create_set expand_path	305 306 306 307 307 309 310 311
all_inputs all_outputs all_registers check_constraints clone_scenario create_clock create_generated_clock create_scenario create_set expand_path get_cells	305305306307307308310311313
all_inputs all_outputs all_registers check_constraints clone_scenario create_clock create_generated_clock create_scenario create_set expand_path get_cells get_clocks	305 305 306 307 307 308 310 311 313
all_inputs all_outputs all_registers check_constraints clone_scenario create_clock create_generated_clock create_scenario create_set expand_path get_cells get_clocks get_current_scenario	305306306307307309310311314314
all_inputs all_outputs all_registers check_constraints clone_scenario create_clock create_generated_clock create_scenario create_set expand_path get_cells get_clocks get_current_scenario get_nets	305305306307307308310311313314315
all_inputs	305305306306307308310311314314315316
all_inputs all_outputs all_registers check_constraints clone_scenario create_clock create_generated_clock create_scenario create_set expand_path get_cells get_clocks get_current_scenario get_nets get_ports	305305306307307308310311313314315316316
all_inputs all_outputs all_registers check_constraints clone_scenario create_clock create_generated_clock create_scenario create_set expand_path get_cells get_clocks get_current_scenario get_nets get_ports list_clock_groups	305305306307307308310311313314315316317
all_inputs	305305306306307308310311314314315316317318
all_inputs	305305306307307308310311313314315316317318



list_generated_clocks	319
list_input_delays	
list_max_delays	
list_min_delays	
list_multicycle_paths	
list_objects	
list_output_delays	
list paths	
list_scenarios	
read_sdc	
remove_all_constraints	
remove_clock	
remove_clock_groups	
remove_clock_latency	
remove_clock_uncertainty	
remove_disable_timing	
remove_false_path	
remove_generated_clock	
remove_input_delay	
remove_max_delay	
remove_min_delay	
remove_multicycle_path	
remove_output_delay	
remove_scenario	
remove_set	
rename_scenario	
report	
save	
set_clock_groups	
set_clock_latency	
set_clock_to_output	
set_clock_uncertainty	
set_current_scenario	344
set_disable_timing	
set_external_check	
set_false_path	
set_input_delay	346
set_max_delay	
set_min_delay	
set_multicycle_path	
set_options	
set_output_delay	
write sdc	355



SmartTime Tcl Commands – SmartFusion, IGLOO, ProASIC3, Fusion, and Designer Tcl Commands357		
all_registers		
check_timing_constraints		
clone_scenario		
create_clock		
create_generated_clock		
create_scenario		
delete_scenario		
get_cells		
get_clocks		
get_current_scenario		
get_nets		
get_pins		
get_ports	365	
list_clock_latencies		
list_clock_uncertainties	366	
list_clocks		
list_disable_timings	367	
list_false_paths	367	
list_generated_clocks		
list_input_delays	368	
list_max_delays	368	
list_min_delays	369	
list_multicycle_paths	369	
list_objects	370	
list_output_delays	370	
list_scenarios	370	
remove_clock	371	
remove_clock_latency	372	
remove_clock_uncertainty	372	
remove_disable_timing	374	
remove_false_path	374	
remove_generated_clock	375	
remove_input_delay	376	
remove_max_delay	377	
remove_min_delay	378	
remove_multicycle_path	378	
remove_output_delay	379	
rename_scenario	380	
report	381	
set_clock_latency	381	
set_clock_to_output	382	
set_clock_uncertainty	383	
set_current_scenario	384	
set_disable_timing	385	



set_external_check	385
set_false_path3	386
set_input_delay3	386
set_max_delay3	388
set_min_delay3	389
set_multicycle_path3	391
set_output_delay3	392
st_commit3	393
st_create_set3	393
st_edit_set3	395
st_expand_path3	395
st_list_paths3	397
st_remove_all_constraints3	399
st_remove_set3	399
st_restore4	400
st_set_options4	400
imer_get_clock_actuals4	403
imer_get_clock_constraints4	403
imer_get_maxdelay4	404
imer_get_path4	404
imer_get_path_constraints4	406
imer_remove_all_constraints4	407
imer_remove_stop4	407
imer_restore4	408
report (Bottleneck) using SmartTime4	409
report (Datasheet) using SmartTime4	411
report (Timing) using SmartTime4	412
report (Timing violations) using SmartTime4	415
add_probe4	417
all_inputs4	418
all_outputs4	418
all_registers4	418
are_all_source_files_current4	419
packannotate4	420
close_design4	421
compile4	422
delete_probe4	427
export4	427
export (Block support)4	435
generate_probes4	437
get_design_filename4	438
get_design_info4	
get_out_of_date_files4	
mport_aux4	
mport source4	



ioadvisor_apply_suggestion	445
ioadvisor_commit	446
ioadvisor_restore	447
ioadvisor_restore_initial_value	447
ioadvisor_set_outdrive	448
ioadvisor_set_outputload	448
ioadvisor_set_slew	449
is_design_loaded	450
is_design_modified	450
is_design_state_complete	451
is_source_file_current	452
layout - SmartFusion, IGLOO, ProASIC3 and Fusion	453
new_design	455
open_design	456
pin_assign	457
pin_commit	460
pin_fix	461
pin_fix_all	461
pin_unassign	462
pin_unassign_all	463
remove_library	463
report	464
set_design	464
set_device	465
Additional Tcl Commands	
nvm_update_serialization_client	468
nvm_update_storage_client	
update_storage_client	471
Due level Occurrent	4-4
Product Support	474



## Introduction to Tcl Scripting

Tcl, the Tool Command Language, pronounced *tickle*, is an easy-to-learn scripting language that is compatible with Libero SoC and Designer software. You can run scripts from either the Windows or Linux command line or store and run a series of commands in a \*.tcl batch file.

This section provides a quick overview of the main features of Tcl:

- Basic syntax
- Types of Tcl commands
- Variables
- Command substitution
- · Quotes and braces
- Lists and arrays
- Control structures
- Handling exceptions
- Print statement and Return values
- Running Tcl scripts from the command line
- · Running Tcl scripts from the GUI
- Exporting Tcl scripts
- Extended\_run\_gui
- Extended\_run\_shell
- Sample Tcl scripts
- Project Manager Tcl Commands
- Designer Tcl Commands

For complete information on Tcl scripting, refer to one of the books available on this subject. You can also find information about Tcl at web sites such as <a href="http://www.tcl.tk">http://www.tcl.tk</a>.

Libero SoC provides additional capabilities and built-in Tcl Commands:

- Running Tcl scripts from the command line
- Exporting Tcl scripts
- extended run lib
- Tcl Commands as specified in this document

### Tcl Commands and Supported Families

When we specify a family name, we refer to the device family and all its derivatives, unless otherwise specified. See the table below for a list of supported device families and their derivatives.

The table below shows the supported families for each Tcl command.

**Note:** In this table, entries preceded by a "\*" indicate Designer commands that cannot be executed in Libero Tcl scripts. Entries preceded by a "\*\*" indicate SmartTime commands that cannot be executed in Libero Tcl scripts.

Note: Also see "Tcl Support" in the Help Contents tab for listings of commands supported by the different families.



Command	SmartFusion2, IGLOO2, RTG4	SmartFusion	IGLOO	ProASIC3	Fusion
add file to library	Х	Х	х	Х	Х
add_library	X	X	Х	X	X
add modelsim path	X	X	x	X	X
*add_probe		Х	х	Х	Х
add_profile	Х	Х	Х	Х	Х
add_to_probe_group	Х				
*all_inputs	Х	Х	Х	Х	Х
*all_outputs	Х	Х	Х	Х	Х
*all registers	X	X	х	X	X
*are all source files current		Х	х	Х	x
associate stimulus	X	X	х	X	X
* <u>backannotate</u>		X	х	X	Х
change_link_source	X	X	Х	X	X
**check_constraints					
check hdl	X	Х	х	X	X
check_schematic	X	X	х	X	X
*check timing constra ints	Х	Х	х	Х	x
*clone_scenario	X	X	Х	X	X
close design	X	Х	х	X	X
close project	X	X	х	X	X
*compile		X	х	X	X
generate_initialization _mem_files					
configure tool (SmartFusion, IGLOO, ProASIC3 and Fusion)		х	Х	Х	х
configure_tool	х				
*create_clock	Х	Х	х	Х	Х



Command	SmartFusion2, IGLOO2, RTG4	SmartFusion	IGL00	ProASIC3	Fusion
*create generated clo ck	Х	Х	х	x	х
create_links	X	Х	Х	X	X
create probe group	X				
*create_scenario	Х	Х	х	Х	X
create symbol	X	Х	х	X	X
defvar get	Х	Х	х	Х	X
defvar set	Х	Х	х	Х	Х
delete files	Х	X	х	Х	X
* <u>delete_probe</u>		Х	х	Х	X
*delete_scenario		Х	х	X	X
download_core	Х	Х	х	Х	X
edit profile	Х	Х	х	X	X
**expand_path					
*export		х	х	Х	Х
export (Block support)		Х	х	Х	X
export_as_link	Х	Х	х	X	X
export ba files	Х				
export_bitstream_file	Х				
export bsdl file	Х				
export design summa ry	Х				
export_firmware	X				
export_fp_pdc	Х				
export io constraints from adb		Х	Х	x	х
export io pdc	Х				
export netlist file	X				



Command	SmartFusion2, IGLOO2, RTG4	SmartFusion	IGLOO	ProASIC3	Fusion
export pin reports	X				
export_profiles	X	Х	Х	Х	Х
export prog job	Х				
export script	Х	Х	Х	х	X
export_sdc_file	Х				
generate_ba_files		Х	х	Х	Х
generate hdl from sc hematic	Х	X	X	Х	Х
generate hdl netlist		Х	Х	Х	Х
*generate probes		Х	Х	Х	Х
*get_cells	Х	Х	Х	х	Х
*get_clocks	Х	Х	Х	х	Х
*get current scenario	Х	Х	Х	х	Х
*get_design_filename		Х	Х	х	Х
*get_design_info		Х	х	х	Х
*get_nets	Х	Х	Х	х	Х
*get_out_of_date_files		Х	Х	х	Х
*get_pins	Х	Х	Х	х	Х
*get_ports	Х	Х	Х	х	Х
*import_aux		Х	Х	Х	Х
import component da ta	Х				
import_files	X	Х	Х	Х	Х
*import_source		Х	Х	Х	Х
*ioadvisor apply sugg estion		Х	Х	х	х
*ioadvisor_commit		Х	Х	Х	Х
*ioadvisor restore		Х	Х	Х	Х
*ioadvisor_restore_initi		X	Х	X	Х



Command	SmartFusion2, IGLOO2, RTG4	SmartFusion	IGL00	ProASIC3	Fusion
al value					
*ioadvisor_set_outdriv e		X	Х	Х	х
*ioadvisor set outputl oad		Х	Х	x	Х
*ioadvisor set slew		Х	Х	Х	X
*is design loaded		Х	Х	X	Х
*is_design_modified		Х	Х	Х	Х
*is design state com plete		X	X	X	Х
*is_source_file_curren t		Х	Х	×	Х
*layout		Х	Х	X	Х
*list_clock_latencies	Х	Х	Х	X	Х
*list clock uncertainti es	Х	Х	X	x	Х
*list_clocks	X	Х	Х	Х	X
*list disable timings	X	Х	Х	Х	X
*list_false_paths	Х	Х	Х	X	Х
*list generated clocks	Х	Х	Х	X	Х
*list_input_delays	Х	Х	х	X	Х
*list max delays	Х	Х	Х	Х	Х
*list_min_delays	Х	Х	х	Х	Х
*list multicycle paths	Х	Х	х	Х	Х
*list_objects	Х	Х	х	х	Х
*list_output_delays	Х	Х	х	х	Х
** <u>list_paths</u>	Х				
*list scenarios	Х	Х	х	Х	Х
move_to_probe_group	X				



Command	SmartFusion2, IGLOO2, RTG4	SmartFusion	IGLOO	ProASIC3	Fusion
*new_design		Х	х	Х	Х
new_project	Х	Х	х	Х	X
*open_design		X	х	X	X
open project	Х	Х	х	X	X
organize_cdbs	X	Х	х	X	X
organize_constraints	Х	Х	х	X	X
organize sources	X	Х	х	X	X
organize_tool_files	X				
*pin_assign		Х	х	X	X
*pin_commit		Х	Х	X	X
*pin_fix		Х	х	X	X
*pin fix all		Х	Х	X	X
*pin_unassign		Х	х	X	X
*pin_unassign_all		Х	х	X	X
PROGRAMMING BIT STREAM SETTINGS (RTG4 only)					
project settings	X	X	х	X	X
publish_block (SmartFusion2, IGLOO2, and RTG4)	x				
read active probe	X				
**read_sdc	X				
refresh	X	X	x	Х	X
**remove all constraints	х				
*remove_clock	Х	Х	х	Х	X
*remove clock latenc Y	x	Х	Х	x	Х
*remove clock uncert ainty	×	Х	X	×	X



Command	SmartFusion2, IGLOO2, RTG4	SmartFusion	IGLOO	ProASIC3	Fusion
remove core	X	Х	Х	X	X
*remove_disable_timin g	x	Х	Х	х	X
*remove false path	Х	Х	Х	X	X
remove_from_probe_g roup	x				
*remove generated cl ock	X	X	Х	х	х
*remove_input_delay	Х	Х	х	Х	Х
remove library	Х	Х	х	Х	Х
*remove_max_delay	Х	Х	Х	Х	Х
*remove min delay	Х	Х	Х	X	Х
*remove multicycle p ath	x	Х	X	X	х
*remove output delay	X	Х	х	X	X
remove profile	Х	Х	Х	Х	Х
**remove_scenario	Х				
** <u>remove_set</u>	Х				
rename library	Х	Х	Х	Х	Х
*rename_scenario	Х	Х	Х	Х	Х
*report (Activity and Hazards Power Report)		X	x	X	X
*report (Bottleneck) using SmartTime		Х	х	х	Х
*report (Cycle Accurate Power Report)		Х	Х	Х	Х
*report (Data History)		Х	Х	Х	Х
*report (Datasheet) using SmartTime		Х	Х	х	х
*report (Power		X	Х	Х	Х



Command	SmartFusion2, IGLOO2, RTG4	SmartFusion	IGLOO	ProASIC3	Fusion
Scenario)					
*report (Power)		Х	Х	х	Х
*report (Timing violations) using SmartTime		X	x	X	X
*report (Timing) using SmartTime	Х	Х	Х	X	X
run_designer		Х	Х	X	X
run_drc		X	Х	X	X
run simulation	X	Х	Х	X	X
run_synthesis	Х	Х	Х	Х	Х
run_tool (SmartFusion, IGLOO, ProASIC3 and Fusion)		Х	X	X	Х
run_tool (SmartFusion2, IGLOO2, and RTG4)	Х				
** <u>save</u>	X				
*save design		Х	Х	Х	X
save_log	Х	Х	Х	х	Х
save_project	Х	Х	Х	х	Х
save project as	Х	Х	Х	х	Х
select_active_probe	Х				
select_profile	Х	Х	Х	х	Х
set actel lib options	Х	Х	Х	х	Х
*set_clock_latency	Х	Х	х	Х	Х
**set clock to output	Х	Х	х	Х	Х
*set_clock_uncertainty	Х	Х	х	X	X
*set_current_scenario	X	Х	х	Х	X
*set_design		Х	х	Х	Х
*set_device		Х	X	Х	X



Command	SmartFusion2, IGLOO2, RTG4	SmartFusion	IGLOO	ProASIC3	Fusion
set device (Project Manager)	х	Х	Х	х	х
*set_disable_timing	X	X	Х	X	X
**set external check	Х	Х	х	Х	X
*set_false_path	Х	Х	х	Х	X
*set input delay	X	Х	Х	Х	X
*set max delay	Х	Х	х	Х	X
*set min delay	Х	Х	х	Х	X
set modelsim options	Х	Х	х	Х	X
*set multicycle path	X	Х	Х	Х	X
set_option		Х	Х	Х	X
**set options	X				
*set output delay	X	Х	х	Х	X
set_root	X	Х	х	Х	X
set_user_lib_options	X	Х	Х	Х	X
*smartpower add ne w custom mode		X	x	X	X
*smartpower add ne w scenario	x	X	x	x	x
*smartpower_add_pin in_domain	х	Х	х	х	х
*smartpower battery settings	х	Х	х	х	х
*smartpower change clock statistics	х	х	х	х	х
*smartpower_change_ setofpin_statistics	х	х	х	х	х
*smartpower_commit	Х	Х	х	Х	Х
*smartpower_compute _vectorless	х	Х	х	х	х
*smartpower create d	Х	Х	х	Х	Х



Command	SmartFusion2, IGLOO2, RTG4	SmartFusion	IGLOO	ProASIC3	Fusion
<u>omain</u>					
*smartpower_edit_cus tom_mode		X	Х	x	x
*smartpower edit sce nario	X	Х	Х	X	X
*smartpower import v	Х	Х	Х	X	х
*smartpower_init_do	X	X	Х	X	x
*smartpower_init_set_clocks_options	X	Х	Х	X	X
*smartpower init set combinational options	Х	Х	Х	X	x
*smartpower init set enables_options	Х	X	Х	X	X
*smartpower init set othersets options		X	X	Х	X
*smartpower_init_set_ primaryinputs_options	x	Х	X	x	X
*smartpower init set registers options	X	Х	Х	X	X
*smartpower init set set reset options		Х	Х	x	x
*smartpower_init_seto fpins_values	X	Х	Х	X	X
*smartpower_initialize _clock_with_constraint s		Х	X	Х	Х
*smartpower remove all annotations	Х	X	Х	X	X
*smartpower_remove_custom_mode		Х	Х	Х	Х
*smartpower_remove_domain		Х	Х	Х	Х
*smartpower_remove_file	Х	Х	Х	Х	Х
*smartpower_remove_		Х	х	Х	Х



Command	SmartFusion2, IGLOO2, RTG4	SmartFusion	IGLOO	ProASIC3	Fusion
pin frequency					
*smartpower_remove_ pin_of_domain		Х	Х	х	x
*smartpower remove pin probability	х	Х	Х	Х	x
*smartpower_remove_scenario	х	Х	Х	Х	х
*smartpower_restore		x	х	X	x
*smartpower_set_cooli ng		Х	Х	x	x
*smartpower set mod e for analysis	х	Х	Х	х	x
*smartpower set mod e_for_pdpr	х	Х	Х	Х	x
*smartpower set oper ating condition	Х	Х	X	Х	x
*smartpower_set_oper ating_conditions	х				
*smartpower set pin frequency		Х	Х	Х	х
*smartpower set pref erence	X	Х	Х	x	x
*smartpower_set_proc ess	X				
*smartpower set sce nario_for_analysis	X	X	Х	X	X
*smartpower_set_tem perature_opcond	X	X	X	x	X
*smartpower_set_ther malmode		Х	Х	x	х
*smartpower set volt age_opcond	х	Х	Х	x	х
*smartpower_temperat ure opcond set desig n_wide	Х	х	Х	Х	х
*smartpower_temperat	X	Х	Х	х	x



Command	SmartFusion2, IGLOO2, RTG4	SmartFusion	IGLOO	ProASIC3	Fusion
ure opcond set mod e_specific					
*smartpower_voltage_ opcond_set_design_w ide	Х	Х	Х	х	Х
*smartpower voltage opcond set mode sp ecific	Х	Х	Х	х	Х
*st_commit		Х	Х	Х	Х
*st create set		Х	Х	Х	Х
*st_edit_set		Х	Х	Х	Х
*st expand path		Х	Х	Х	Х
*st_list_paths		Х	Х	Х	Х
*st_remove_all_constr aints		Х	Х	х	х
*st remove set		Х	Х	Х	Х
*st_restore		Х	Х	Х	Х
*st set options		Х	Х	Х	Х
*timer get clock actu als		Х	Х	х	х
*timer_get_clock_cons traints		Х	Х	х	х
*timer get maxdelay		Х	х	Х	Х
*timer_get_path		Х	х	Х	Х
*timer get path const raints		Х	Х	х	х
*timer_remove_all_co nstraints		Х	Х	Х	Х
*timer_remove_stop		х	Х	Х	Х
*timer_restore		Х	х	х	х
ungroup	Х				
<u>unlink</u>	X	X	Х	Х	X



Command	SmartFusion2, IGLOO2, RTG4	SmartFusion	IGLOO	ProASIC3	Fusion
use file	X	X	х	X	x
use_source_file	X	Х	Х	X	Х
write active probe	X				
**write_sdc	X				

### **Tcl Command Documentation Conventions**

The following table shows the typographical conventions used for the Tcl command syntax.

Syntax Notation	Description
command - argument	Commands and arguments appear in Courier New typeface.
variable	Variables appear in blue, italic Courier New typeface. You must substitute an appropriate value for the variable.
[-argumentvalue] [variable]+	Optional arguments begin and end with a square bracket with one exception: if the square bracket is followed by a plus sign (+), then users must specify at least one argument. The plus sign (+) indicates that items within the square brackets can be repeated. Do not enter the plus sign character.

Note: All Tcl commands are case sensitive. However, their arguments are not.

#### **Examples**

Syntax for the get\_clocks command followed by a sample command:

```
get_clocks variable

get_clocks clk1
```

Syntax for the backannotate command followed by a sample command:

```
backannotate -name file_name -format format_type -language language -dir directory_name [-netlist] [-pin]
```

#### **Wildcard Characters**

You can use the following wildcard characters in names used in Tcl commands:

Wildcard	What it Does	
\	Interprets the next character literally	



Wildcard	What it Does
?	Matches any single character
*	Matches any string
[]	Matches any single character among those listed between brackets (that is, [A-Z] matches any single character in the A-to-Z range)

Note: The matching function requires that you add a slash (\) before each slash in the port, instance, or net name when using wildcards in a PDC command and when using wildcards in the Find feature of the MultiView Navigator. For example, if you have an instance named "A/B12" in the netlist, and you enter that name as "A\\/B\*" in a PDC command, you will not be able to find it. In this case, you must specify the name as A\\\/B\*.

#### Special Characters [], {}, and \

Sometimes square brackets ([ ]) are part of the command syntax. In these cases, you must either enclose the open and closed square brackets characters with curly brackets ({ }) or precede the open and closed square brackets ([ ]) characters with a backslash (\). If you do not, you will get an error message.

#### For example:

```
pin_assign -port {LFSR_OUT[0]} -pin 15
or
pin_assign -port LFSR_OUT\[0\] -pin 180
```

Note: Tcl commands are case sensitive. However, their arguments are not.

#### **Entering Arguments on Separate Lines**

To enter an argument on a separate line, you must enter a backslash (\) character at the end of the preceding line of the command as shown in the following example:

```
backannotate -dir \
{..\design} -name "fanouttest_ba.sdf" -format "SDF" -language "VERILOG" \
-netlist
```

#### See Also

Introduction to Tcl scripting

**Basic syntax** 

**About Designer Tcl commands** 

### Project Manager Tcl Command Reference

A Tcl (Tool Command Language) file contains scripts for simple or complex tasks. You can run scripts from either the Windows or UNIX command line or store and run a series of Tcl commands in a \*.tcl batch file. You can also run scripts from within the GUI in Project Manager.

Note: Tcl commands are case sensitive. However, their arguments are not.

The Libero SoC Project Manager supports the following Tcl scripting commands:

Command	Action
add file to library	Adds a file to a library in your project
add_library	Adds a VHDL library to your project
add probe	Adds a probe to an internal net in your design, using the



Command	Action
	original name from the optimized netlist in your design.
add modelsim path	Adds a ModelSim simulation library to your project
add_profile	Adds a profile; sets the same values as the Add or Edit Profile dialog box
associate stimulus	Associates a stimulus file in your project
change_link_source	Changes the source of a linked file in your project
check_hdl	Checks the HDL in the specified file
check schematic	Checks the schematic
close_project	Closes the current project in Libero SoC
configure tool (SmartFusion2,IGLOO2, and RTG4)	Tcl command to set the parameters for any tool called by Libero for the SmartFusion2, IGLOO2, and RTG4 families.
configure_tool (SmartFusion, IGLOO, ProASIC3, and Fusion)	Tcl command to set the parameters for any tool called by Libero for the SmartFusion, IGLOO, ProASIC3, and Fusion families.
create links	Creates a link (or links) to a file/files in your project
create symbol	Creates a symbol in a module
delete_files	Deletes files from your Libero SoC project
download_core	Downloads a core and adds it to your repository
edit profile	Edits a profile; sets the same values as the Add or Edit Profile dialog box
export as link	Exports a file to another directory and links to the file
export ba files	Exports the backannotated files.
export_bitstream_file	Configures parameters for your exported bitstream.
export bsdl file	Exports the BSDL to a specified file.
export design summary	Exports an HTML file containing information about your root SmartDesign in your project.
export_firmware	Exports design firmware configuration data.
export fp_pdc	Exports the Floorplanning Physical Design Constraint (*.pdc) File.
export io constraints from adb	Exports the I/O constraints from your project ADB file to an output file.



Command	Action
export io pdc	Exports the I/O constraints Physical Design Constraint (*.pdc) File.
export_netlist_file	Exports the netlist after the compile state has completed.
export_profiles	Exports your tool profiles; performs the same action as the Export Profiles dialog box
export prog job	Exports your programming job.
export script	Explicitly exports the Tcl command equivalents of the current Libero session.
export_sdc_file	Exports the SDC (Synopsys Design Constraint) file for timing constraints.
generate ba files	Generates the back-annotate files for your desig.n
generate hdl from schemati	Generates an HDL file from your schematic.
generate_hdl_netlist	Generates the HDL netlist for your design and runs the design rule check.
import component data	Imports component data into an existing Libero project.
import_files (Libero SoC)	Imports files into your Libero SoC project
import_vcd	Imports a VCD file into your project
new project	Creates a new project in the Libero SoC
open_project	Opens an existing Libero SoC project
organize cdbs	Organizes the CDB files in your project
organize constraints	Organizes the constraint files in your project
organize_sources	Organizes the source files in your project
organize_tool_files	Specifies specific constraint files to be passed to and used by a Libero tool.
project settings	Modifies project flow settings for your Libero SoC project
read active probe	Reads active probe values from the device.
refresh	Refreshes your project, updates the view and checks for updated links and files.
remove_core	Removes a core from your project
remove library	Removes a VHDL library from your project



Command	Action
remove pin enable rate	Remove a pin enable rate
remove profile	Deletes a tool profile
rename library	Renames a VHDL library in your project
rollback constraints from a db	Opens the ADB file, exports the PDC file, and then replaces it with the specified PDC file
run_designer	Runs Designer with compile and layout options (if selected)
run_drc	Runs the design rule check on your netlist and generates an HDL file
run simulation	Runs simulation on your project with your default simulation tool and creates a logfile
run_tool (SmartFusion2, IGLOO2, and RTG4)	Starts the specified tool.
run tool (SmartFusion, IGLOO, ProASIC3, and Fusion)	Starts the specified tool.
<u>run_synthesis</u>	Runs synthesis on your project and creates a logfile
save log	Saves your Libero SoC log file
save project	Saves your project
save project as	Saves your project with a different name
select_active_probe	Manages the current selection of active probe points to be used by active probe READ operations.
select profile	Selects a profile to use in your project
set_actel_lib_options	Sets your simulation library to default, or to another library
set device (Project Manager)	Sets your device family, die, and package in the Project Manager
set_live_probe	Channels A and/or B to the specified probe point(s).
set modelsim options	Sets your ModelSim simulation options
set_option	Sets your synthesis options on a module
set userlib options	Sets your user library options during simulation
set root	Sets the module you specify as the root



Command	Action
synplify	Runs Synplify in batch mode and executes a Tcl script.
synplify pro	Runs Synplify Pro in batch mode and executes a Tcl script.
unlink	Removes a link to a file in your project
use file	Specifies which file in your project to use
use_source_file	Defines a module for your project
write_active_probe	Sets the target probe point on the device to the specified value.

## Designer Tcl Command Reference

A Tcl (Tool Command Language) file contains scripts for simple or complex tasks. You can run scripts from either the Windows or UNIX command line or store and run a series of Tcl commands in a ".tcl" batch file. You can also run scripts from within Designer.

Designer supports the following Tcl scripting commands:

Command	Action
add_probe	Adds a probe to an internal net in your design, using the original name from the optimized netlist in your design. Also, this command must be used in conjunction with the <u>generate probes</u> command to generate a probed ADB file (see example below).
all_inputs	Returns an object representing all input and inout pins in the current design
all outputs	Returns an object representing all output and inout pins in the current design
all registers	Returns an object representing register pins or cells in the current scenario based on the given parameters
are all source files current	Audits all source files and determines whether or not they are out of date / imported into the workspace
<u>backannotate</u>	Extracts timing delays from your post layout data
check constraints	Checks all timing constraints in the current scenario for validity
check timing constraints	Checks all timing constraints in the current timing scenario for validity
clone_scenario	Creates a new timing scenario by duplicating an existing one
close design	Closes the current design
compile	Performs design rule check and optimizes the input netlist before translating the source code into machine code
create clock	Creates a clock constraint on the specified ports/pins, or a virtual clock if no source is specified



Command	Action
create generated clock	Creates an internally generated clock constraint on the ports/pins and defines its characteristics
create_scenario	Creates a new timing scenario with the specified name
create_set	Creates a set of timing paths
delete_probe	Deletes a probe on nets in a probed ADB file
delete_scenario	Deletes the specified timing scenario
expand_path	Returns the details of a timing path
export	Converts a file from its current format into the specified file format, usually for use in another program
extended run shell	Runs multiple iterations of layout through Designer
generate probes	Executes the probing and creates a new ADB file. This command is used in conjunction with the <a href="mailto:add_probe">add_probe</a> Tcl command (see example below).
get_cells	Returns an object representing the cells (instances) that match those specified in the pattern argument
get clocks	Returns an object representing the clock(s) that match those specified in the pattern argument in the current timing scenario
get current scenario	Returns the name of the current timing scenario
get_design_filename	Returns the fully qualified path of the specified design file
get_design_info	Returns detailed information about your design, depending on which arguments you specify
get nets	Returns an object representing the nets that match those specified in the pattern argument
get out of date files	Audits all files returns a list of filenames that are out of date
get_pins	Returns an object representing the pin(s) that match those specified in the pattern argument
get ports	Returns an object representing the port(s) that match those specified in the pattern argument
import aux	Imports the specified file as an auxiliary file, which are not audited and do not require you to re-compile the design
import_source	Imports the specified file as a source file, which include your netlist and design constraints
ioadvisor apply suggestion	Applies the suggestions for the selected attribute to the selected I/O(s)
ioadvisor_commit	Saves all changes in the I/O Advisor



Command	Action
ioadvisor restore	Restores the I/O Advisor to the initial state
ioadvisor restore initial val ue	Sets the current value for the selected attribute and I/Os to the initial value
ioadvisor set outdrive	Sets the outdrive for the selected I/Os
ioadvisor set outputload	Sets the output load for the selected I/Os
ioadvisor_set_slew	Sets the slew for the selected I/Os
is_design_loaded	Returns True if the design is loaded into Designer; otherwise, returns False
is design modified	Returns True if the design has been modified since it was last compiled; otherwise, returns False
is design state complete	Returns True if the specified design state is complete (for example, you can inquire as to whether a die and package has been selected for the design); otherwise, returns False
is source file current	Audits the source file and determines whether or not the file is out of date / imported into the workspace
layout	Place-and-route your design
<u>list_clocks</u>	Returns details about all of the clock constraints in the current timing constraint scenario
list_clock_latencies	Returns details about all of the clock latencies in the current timing constraint scenario
list clock uncertainties	Returns the list of clock-to-clock uncertainty constraints for the current scenario.
list_disable_timings	Returns the list of disable timing constraints for the current scenario
list false paths	Returns details about all of the false paths in the current timing constraint scenario
list generated clocks	Returns details about all of the generated clock constraints in the current timing constraint scenario
list_input_delays	Returns details about all of the input delay constraints in the current timing constraint scenario
list max delays	Returns details about all of the maximum delay constraints in the current timing constraint scenario
list min delays	Returns details about all of the minimum delay constraints in the current timing constraint scenario
list_multicycle_paths	Returns details about all of the multicycle paths in the current timing constraint scenario
<u>list objects</u>	Returns a list of names of the objects in the specified list



Command	Action
list output delays	Returns details about all of the output delay constraints in the current timing constraint scenario
list_paths	Returns a list of the n worst paths matching the arguments
<u>list scenarios</u>	Returns a list of names of all of the available timing scenarios
new design	Creates a new design (.adb) file in a specific location for a particular design family such ProASIC3
open design	Opens an existing design in the Designer software
pin assign	Assigns the named pin to the specified port but does not lock its assignment.
pin commit	Saves the pin assignments to the design (*.adb) file.
pin fix	Locks the pin assignment for the specified port, so the pin cannot be moved during place-and-route.
pin fix all	Locks all the assigned pins on the device so they cannot be moved during place-and-route.
pin_unassign	Unassigns a specific pin from a specific port. The unassigned pin location is then available for other ports.
pin unassign all	Unassigns all pins from a specific port.
pin_unfix	Unlocks the specified pin from its port.
read_sdc	Evaluates an SDC file
remove all constraints	Removes all timing constraints
remove clock	Removes the specified clock constraint from the current timing scenario
remove clock latency	Removes a clock source latency from the specified clock and from all edges of the clock
remove_clock_uncertainty	Removes a clock-to-clock uncertainty from the current timing scenario by specifying either its exact arguments or its ID
remove disable timing	Removes a disable timing constraint by specifying its arguments, or its ID
remove false path	Removes a false path from the current timing scenario by specifying either its exact arguments or its ID
remove generated clock	Removes the specified generated clock constraint from the current scenario
remove_input_delay	Removes an input delay a clock on a port by specifying both the clocks and port names or the ID of the input_delay constraint to remove
remove max delay	Removes a maximum delay constraint in the current timing scenario by specifying either its exact arguments or its ID.



Command	Action
remove min delay	Removes a minimum delay constraint in the current timing scenario by specifying either its exact arguments or its ID
remove_multicycle_path	Removes a multicycle path constraint in the current timing scenario by specifying either its exact arguments or its ID
remove output delay	Removes an ouput delay by specifying both the clocks and port names or the ID of the output_delay constraint to remove
remove scenario	Removes a scenario from the constraint database
rename scenario	Renames the specified timing scenario with the new name provided
remove_set	Removes a set of user-created timing paths
report	Generates the type of report you specify: Status, Timing, Timer Violations, Flip-flop, Power, Pin, or I/O Bank
report (Activity and Hazards Power Report)	Reads a VCD file and reports transitions and hazards for each clock cycle of the VCD file.
report (Bottleneck) using SmartTime	Creates a bottleneck report
report (Cycle Accurate Power Report)	Reports a power waveform with one power value per clock period or half- period instead of an average power for the whole simulation
Report (Data History)	Reports new features and enhancements, bug fixes and known issues for the current release that may impact the power consumption of the design
report (Datasheet) using SmartTime	Creates a datasheet report
Report (Power)	Creates a Power report, which enables you to determine if you have any power consumption problems in your design
Report (Power Scenario)	Creates a scenario power report, which enables you to enter a duration for a sequence of previously defined power modes and calculate the average power consumption and the excepted battery life for this sequence.
report (Timing) using SmartTime	Creates a timing report
report (Timing violations) using SmartTime	Creates a timing violations report
set clock latency	Defines the delay between an external clock source and the definition pin of a clock within SmartTime
set_clock_uncertainty	Specifies a clock-to-clock uncertainty and returns the ID of the created constraint if the command succeeded
set current scenario	Specifies the timing scenario for the Timing Analyzer to use
save_design	Writes the design to the specified filename



Command	Action
set design	Specifies the design name, family and path in which Designer will process the design
set_device	Specifies the type of device and its parameters
set disable timing	Disables timing arcs within a cell and returns the ID of the created constraint
set false path	Identifies paths that are considered false and excluded from the timing analysis in the current timing scenario
set input delay	Creates an input delay on a port list by defining the arrival time of an input relative to a clock in the current scenario
set_max_delay	Specifies the maximum delay for the timing paths in the current scenario
set min delay	Specifies the minimum delay for the timing paths in the current scenario
set multicycle path	Defines a path that takes multiple clock cycles in the current scenario
set_output_delay	Defines the output delay of an output relative to a clock in the current scenario
smartpower add new cust om_mode	Creates a new custom mode
smartpower add new scen ario	Creates a new scenario
smartpower_add_pin_in_do main	Adds a pin to either a Clock or Set domain
smartower battery settings	Sets the battery capacity in SmartPower
smartpower_change_clock_statistics	Changes the default frequencies and probabilities for a specific domain
smartpower change setofpi n statistics	Changes the default frequencies and probabilities for a specific set
smartpower commit	Saves the changes made in SmartPower to the design file (.adb) in Designer
smartpower_compute_vecto rless	Executes a vectorless analysis of the current operating mode
smartpower create domain	Creates a new clock or set domain
smartpower edit custom m ode	Edits a custom mode
smartpower edit scenario	Edits a scenario
smartpower_import_vcd	Imports into SmartPower a VCD file generated by a simulation tool



Command	Action
smartpower initialize clock with constraints	Initializes the clock frequency and the data frequency of a single clock domain with a specified clock name and the initialization options
smartpower_init_do	Initializes the frequencies and probabilities for clocks, registers, set/reset nets, primary inputs, combinational outputs, enables and other sets of pins, and selects a mode for initialization
smartpower init set clocks options	Initializes the clock frequency of all clock domains
smartpower init set combin ational_options	Initializes the frequency and probability of all combinational outputs
smartpower init set enable s options	Initializes the clock frequency of all enable clocks with the initialization options
smartpower_init_set_others ets_options	Initializes the frequency and probability of all other sets
smartpower init set primar yinputs options	Initializes the frequency and probability of all primary inputs
smartpower init set registe rs options	Initializes the frequency and probability of all register outputs
smartpower_init_set_set_re set_options	Initializes the frequency and probability of all set/reset nets
smartpower init setofpins v alues	Initializes the frequency and probability of all sets of pins
smartpower remove all an notations	Removes all initialization annotations for the specified mode
smartpower_remove_custo m_mode	Removes a custom mode
smartpower remove domain	Removes an existing domain
smartpower_remove_file	Removes a VCD file from the specified mode
smartpower remove pin en able rate	This command is obsolete and it is replaced by smartpower remove pin probability
smartpower remove pin fre quency	Removes the frequency of an existing pin
smartpower_remove_pin_of _domain	Removes a clock pin or a data pin from a Clock or Set domain, respectively.
smartpower remove pin pr obability	Enables you to annotate the probability of a pin driving an enable pin
smartpower remove scenar	Removes a scenario from the current design



Command	Action
<u>io</u>	
smartpower remove vcd	Removes an existing VCD file from a mode or entire design
smartpower restore	Restores previously committed constraints
smartpower set battery ca pacity	Sets the battery capacity
smartpower_set_cooling	Sets the cooling style to one of the predefined types, or a custom value
smartpower_set_mode_for_ analysis	Sets the mode for cycle-accurate power analysis
smartpower set mode for pdpr	Sets the operating mode used by the Power Driven Place and Route (PDPR) tool during power optimization
smartpower set operating condition	Sets the operating conditions used in SmartPower to best, typical, or worst case
smartpower set pin enable rate	This command is obsolete and it is now replaced by smartpower set pin probability
smartpower_set_pin_freque ncy	Sets the frequency of an existing pin
smartpower set pin probab ility	Enables you to annotate the probability of a pin driving an enable pin
smartpower set preference	Sets SmartPower preferences such as power unit, frequency unit, operating mode, operating conditions, and toggle
smartpower_set_scenario_f or_analysis	Sets the scenario for cycle-accurate power analysis
smartpower set temperatur e_opcond	Sets the temperature in the operating conditions used in SmartPower
smartpower set thermalmo de	Sets the mode of computing junction temperature
smartpower_set_voltage_op cond	Sets the voltage in the operating conditions used in SmartPower
smartpower temperature o pcond_set_design_wide	Sets the temperature for SmartPower design-wide operating conditions
smartpower_temperature_o pcond_set_mode_specific	Sets the temperature for SmartPower mode-specific operating conditions
smartpower voltage opcon d set design wide	Sets the voltage settings for SmartPower design-wide operating conditions
smartpower voltage opcon d_set_mode_specific	Sets the voltage settings for SmartPower mode-specific use operating conditions



Command	Action
st create set	Creates a set of paths to be analyzed
st commit	Saves the changes made in SmartTime to the design (.adb) file
st edit set	Modifies the paths in a user set
st expand path	Displays expanded path information (path details) for paths
st list paths	Displays the list of paths in the same tabular format shown in SmartTime
st_remove_all_constraints	Removes all timing constraints
st remove set	Deletes a user set from the design
st restore	Restores constraints previously committed in SmartTime
st_set_options	Sets options for timing analysis
timer_get_path	Displays the Timer path information in the Log window
timer get clock actuals	Displays the actual clock frequency in the Log window
timer_get_clock_constraints	Displays the clock constraints (period/frequency and dutycycle) in the Log window
timer get maxdelay	Displays the maximum delay constraint between two pins of a path in the Log window
timer_get_path_constraints	Displays the path constraints set for maxdelay in the Timer in the Log window
timer remove stop	Removes the path stop constraint on the specified pin
timer restore	Restores previously committed constraints
timer remove all constraint s	Removes all the timing constraints previously entered in the Designer system
write_sdc	Writes timing constraints into an SDC file

Note: Tcl commands are case sensitive. However, their arguments are not.

#### See Also

Introduction to Tcl scripting
Basic syntax

## **Basic Syntax**

Tcl scripts contain one or more commands separated by either new lines or semicolons. A Tcl command consists of the name of the command followed by one or more arguments. The format of a Tcl command is:

```
\texttt{command arg1} \ \dots \ \texttt{argN}
```

The command in the following example computes the sum of 2 plus 2 and returns the result, 4.

expr 2 + 2



The **expr** command handles its arguments as an arithmetic expression, computing and returning the result as a string. All Tcl commands return results. If a command has no result to return, it returns an empty string.

To continue a command on another line, enter a backslash (\) character at the end of the line. For example, the following Tcl command appears on two lines:

```
import -format "edif" -netlist_naming "Generic" -edif_flavor "GENERIC" {prepi.edn}
```

Comments must be preceded by a hash character (#). The comment delimiter (#) must be the first character on a line or the first character following a semicolon, which also indicates the start of a new line. To create a multi-line comment, you must put a hash character (#) at the beginning of each line.

Note: Be sure that the previous line does not end with a continuation character (\). Otherwise, the comment line following it will be ignored.

#### **Special Characters**

Square brackets ([]) are special characters in Tcl. To use square brackets in names such as port names, you must either enclose the entire port name in curly braces, for example, pin\_assign -port {LFSR\_OUT[15]} -iostd lvttl -slew High, or lead the square brackets with a slash (\) character as shown in the following example:

```
pin_assign -port LFSR_OUT\[15\] -iostd lvttl -slew High
```

### Sample Tcl Script

```
#Set up a new design
new_design -name "multiclk" -family "Axcelerator" -path {.}
# Set device, package, speed grade, default I/O standard and
# operating conditions
set_device -die "AX1000" -package "BG729" -speed "-3" \
-voltage "1.5" -iostd "LVTTL" -temprange "COM" -voltrange "COM"
# Import the netlist
import -format "verilog" {multiclk.v}
# Compile the netlist
compile
# Import a PDC file
import_aux -format "pdc" {multiclk.pdc}
# Run standard layout
layout -incremental "OFF"
# Generate backannotated sdf and netlist file
backannotate -name {multiclk_ba} -format "sdf" -language "Verilog"
# Generate timing report
report -type "timing" -sortby "actual" -maxpaths "100" {report_timing.txt}
# Generate programming file
export -format "AFM" -signature "ffff" {multiclk.afm}
```



## Types of Tcl commands

This section describes the following types of Tcl commands:

- · Built-in commands
- Procedures created with the proc command
- · Commands built into the Designer software

### **Built-in commands**

Built-in commands are provided by the Tcl interpreter. They are available in all Tcl applications. Here are some examples of built-in Tcl commands:

- Tcl provides several commands for manipulating file names, reading and writing file attributes, copying files, deleting files, creating directories, and so on.
- exec run an external program. Its return value is the output (on stdout) from the program, for example:

```
set tmp [ exec myprog ]
puts stdout $tmp
```

- · You can easily create collections of values (lists) and manipulate them in a variety of ways.
- You can create arrays structured values consisting of name-value pairs with arbitrary string values for the names and values.
- You can manipulate the time and date variables.
- You can write scripts that can wait for certain events to occur, such as an elapsed time or the
  availability of input data on a network socket.

#### Procedures created with the proc command

You use the proc command to declare a procedure. You can then use the name of the procedure as a Tcl command.

The following sample script consists of a single command named **proc**. The proc command takes three arguments:

- The name of a procedure (myproc)
- A list of argument names (arg1 arg2)
- The body of the procedure, which is a Tcl script

```
proc myproc { arg1 arg2 } {
# procedure body
}
myproc a b
```

#### Commands built into the software

Many functions that you can perform through the software's GUI interface, you can also perform using an equivalent Tcl command. For example, the backannotate command is equivalent to executing the Back-Annotate command from Designer's Tools menu. For a list of Tcl commands supported in the Designer software, see "Tcl Commands."

## Variables

With Tcl scripting, you can store a value in a variable for later use. You use the set command to assign variables. For example, the following set command creates a variable named x and sets its initial value to 10

```
set x 10
```

A variable can be a letter, a digit, an underscore, or any combination of letters, digits, and underscore characters. All variable values are stored as strings.



In the Tcl language, you do not declare variables or their types. Any variable can hold any value. Use the dollar sign (\$) to obtain the value of a variable, for example:

```
set a 1
set b $a
set cmd expr
set x 11
$cmd $x*$x
```

The dollar sign \$ tells Tcl to handle the letters and digits following it as a variable name and to substitute the variable name with its value.

#### **Global Variables**

Variables can be declared global in scope using the Tcl global command. All procedures, including the declaration can access and modify global variables, for example:

```
global myvar
```

## Command substitution

By using square brackets ([]), you can substitute the result of one command as an argument to a subsequent command, as shown in the following example:

```
set a 12
set b [expr $a*4]
```

Tcl handles everything between square brackets as a nested Tcl command. Tcl evaluates the nested command and substitutes its result in place of the bracketed text. In the example above, the argument that appears in square brackets in the second set command is equal to 48 (that is, 12\* 4 = 48).

Conceptually,

```
set b [expr $a * 4]
expands to
  set b [expr 12 * 4 ]
and then to
  set b 48
```

## Quotes and braces

The distinction between braces ({ }) and quotes (" ") is significant when the list contains references to variables. When references are enclosed in quotes, they are substituted with values. However, when references are enclosed in braces, they are not substituted with values.

#### Example

With Braces	With Double Quotes
set b 2	set b 2
set t { 1 \$b 3 }	set t " 1 \$b 3 "
set s { [ expr \$b + \$b ] }	set s " [ expr \$b + \$b ] "
puts stdout \$t	puts stdout \$t
puts stdout \$s	puts stdout \$s



#### **Filenames**

In Tcl syntax, filenames should be enclosed in braces { } to avoid backslash substitution and white space separation. Backslashes are used to separate folder names in Windows-based filenames. The problem is that sequences of "\n" or "\t" are interpreted specially. Using the braces disables this special interpretation and specifies that the Tcl interpreter handle the enclosed string literally. Alternatively, double-backslash "\n" and "\t" would work as well as forward slash directory separators "/n" and "/t". For example, to specify a file on your Windows PC at c:\newfiles\thisfile.adb, use one of the following:

```
{C:\newfiles\thisfile.adb}
C:\newfiles\thisfile.adb
"C:\newfiles\thisfile.adb"
C:/newfiles/thisfile.adb
"C:/newfiles/thisfile.adb"
```

If there is white space in the filename path, you must use either the braces or double-quotes. For example:

```
C:\program data\thisfile.adb
```

should be referenced in Tcl script as

```
{C:\program data\thisfile.adb} or "C:\\program data\\thisfile.adb"
```

If you are using variables, you cannot use braces { } because, by default, the braces turn off all special interpretation, including the dollar sign character. Instead, use either double-backslashes or forward slashes with double quotes. For example:

```
"$design_name.adb'
```

Note: To use a name with special characters such as square brackets [], you must put the entire name between curly braces {} or put a slash character \ immediately before each square bracket.

The following example shows a port name enclosed with curly braces:

```
pin_assign -port {LFSR_OUT[15]} -iostd lvttl -slew High
```

The next example shows each square bracket preceded by a slash:

```
pin_assign -port LFSR_OUT\[15\] -iostd lvttl -slew High
```

## Lists and arrays

A list is a way to group data and handle the group as a single entity. To define a list, use curly braces {} and double quotes " ". For example, the following set command {1 2 3 }, when followed by the list command, creates a list stored in the variable "a." This list will contain the items "1," "2," and "3."

```
set a { 1 2 3 }
```

Here's another example:

```
set e 2
set f 3
set a [ list b c d [ expr $e + $f ] ]
puts $a
```

displays (or outputs):

```
bcd5
```

Tcl supports many other list-related commands such as lindex, linsert, llength, lrange, and lappend. For more information, refer to one of the books or web sites available on this subject.

#### **Arrays**

An array is another way to group data. Arrays are collections of items stored in variables. Each item has a unique address that you use to access it. You do not need to declare them nor specify their size.



Array elements are handled in the same way as other Tcl variables. You create them with the set command, and you can use the dollar sign (\$) for their values.

```
set myarray(0) "Zero"
set myarray(1) "One"
set myarray(2) "Two"
for {set i 0} {$i < 3} {incr i 1} {
Output:
   Zero
   One
   Two</pre>
```

In the example above, an array called "myarray" is created by the set statement that assigns a value to its first element. The for-loop statement prints out the value stored in each element of the array.

### **Special arguments (command-line parameters)**

You can determine the name of the Tcl script file while executing the Tcl script by referring to the \$argv0 variable.

```
puts "Executing file $argv0"
```

To access other arguments from the command line, you can use the lindex command and the *argv* variable:

To read the the Tcl file name:

```
lindex $argv 0
```

To read the first passed argument:

```
lindex $argv 1
```

#### Example

```
puts "Script name is $argv0"; # accessing the scriptname
puts "first argument is [lindex $argv 0]"
puts "second argument is [lindex $argv 1]"
puts "third argument is [lindex $argv 2]"
puts "number of argument is [llength $argv]"
set des_name [lindex $argv 0]
puts "Design name is $des_name"
```

## Control structures

Tcl control structures are commands that change the flow of execution through a script. These control structures include commands for conditional execution (if-then-elseif-else) and looping (while, for, catch).

An "if" statement only executes the body of the statement (enclosed between curly braces) if the Boolean condition is found to be true.

#### if/else statements

```
if { "$name" == "paul" } then {
...
# body if name is paul
} elseif { $code == 0 } then {
...
# body if name is not paul and if value of variable code is zero
} else {
...
# body if above conditions is not true
}
```



### for loop statement

A "for" statement will repeatedly execute the body of the code as long as the index is within a specified limit.

```
for { set i 0 } { $i < 5 } { incr i } {
...
# body here
}</pre>
```

### while loop statement

A "while" statement will repeatedly execute the body of the code (enclosed between the curly braces) as long as the Boolean condition is found to be true.

```
while { $p > 0 } {
...
}
```

#### catch statement

A "catch" statement suspends normal error handling on the enclosed Tcl command. If a variable name is also used, then the return value of the enclosed Tcl command is stored in the variable.

```
catch { open "$inputFile" r } myresult
```

## Handling Exceptions (Tcl Scripting)

To control the flow of the Designer software based on certain conditions (for example, success or failure of certain commands), you can use the Tcl built-in catch command as follows:

```
if { [ catch {open_design $des_name.adb} ] } {
    puts "Cannot open $des_name.adb"
    export -format "log" -diagnostic $des_name.log"
  return 1
    } else {
  puts "Design $des_name.adb Successfully Opened"
}
## set layout mode to standard
layout -incremental "OFF"
if { [ catch {layout} ] } {
    puts "Layout Failed"
    export -format "log" -diagnostic $des_name.log"
    return 1
} else {
  puts "layout successful"
 export -format log "$des_name.log"
 save_design "$des_name.adb";
 close_design
}
```

## Print statement and Return values

#### **Print Statement**

Use the puts command to write a string to an output channel. Predefined output channels are "stdout" and "stderr." If you do not specify a channel, then puts display text to the stdout channel.

Note: The STDIN Tcl command is not supported by Microsemi SoC tools.



#### Example:

```
set a [ myprog arg1 arg2 ]
puts "the answer from myprog was $a (this text is on stdout)"
puts stdout "this text also is on stdout"
```

#### **Return Values**

The return code of a Tcl command is a string. You can use a return value as an argument to another function by enclosing the command with square brackets [].

#### Example:

```
set a [ prog arg1 arg2 ]
exec $a
```

The Tcl command "exec" will run an external program. The return value of "exec" is the output (on stdout) from the program.

```
Example:
set tmp [ exec myprog ]
puts stdout $tmp
```

## Running Tcl Scripts from the GUI

Instead of running scripts from the command line, you can use Execute Script dialog box to run a script in the software.

#### To run a Tcl script from the GUI:

1. In Libero SoC, from the File menu choose Execute Script.




Figure 1 · Execute Script Dialog Box

- Click Browse to display the Open dialog box, in which you can navigate to the folder containing the script file to open. When you click Open, the software enters the full path and script filename into the Execute Script dialog box for you.
- 3. In the Arguments edit box, enter the arguments to pass to your Tcl script as shown in the following sample Execute Script dialog box. Separate each argument by a space character. For information about accessing arguments passed to a Tcl script, see "Running Scripts from the command line."





Figure 2 · Execute Script Dialog Box Example

#### 4. Click Run.

Specify your arguments in the Execute Script dialog box. To get those argument values from your Tcl script, use the following:

```
puts "Script name: $argv0"
puts "Number of arguments: $argc"
set i 0
foreach arg $argv {
  puts "Arg $i : $arg"
  incr i
}
```

## Running Tcl Scripts from the Command Line

You can run Tcl scripts from your Windows or Linux command line as well as pass arguments to scripts from the command line.

#### To execute a Tcl script file in the Libero SoC Project Manager software from a shell command line:

At the prompt, type the path to the Microsemi SoC software followed by the word "SCRIPT" and a colon, and then the name of the script file as follows:

```
<location of Microsemi SoC software>\bin\libero SCRIPT:<filename>
```

where <location of Microsemi SoC software> is the root directory in which you installed the Microsemi SoC software, and <filename> is the name, including a relative or full path, of the Tcl script file to execute. For example, to run the Tcl script file "myscript.tcl", type:

```
C:\libero\designer\bin\libero SCRIPT:myscript.tcl
```

If myscript.tcl is in a particular folder named "mydesign", you can use SCRIPT\_DIR to change the current working directory before calling the script, as in the following example:

```
C:\libero\designer\bin\libero SCRIPT:myscript.tcl "SCRIPT_DIR:C:\actelprj\mydesign"
```

#### To execute a Tcl script file in the Designer software from a shell command line:

At the prompt, type the path to the Microsemi SoC software followed by the word "SCRIPT" and a colon, and then the name of the script file as follows:

```
<location of Microsemi SoC software>\bin\designer SCRIPT:<filename>
```

where <location of Microsemi SoC software> is the root directory in which you installed the Microsemi SoC software, and <filename> is the name, including a relative or full path, of the Tcl script file to execute.

For example, to run the Tcl script file named "myscript.tcl" from the command line, you can type:

```
C:\libero\designer\bin\designer SCRIPT:myscript.tcl
```

If myscript.tcl is in a particular folder named "mydesign", you can use SCRIPT\_DIR to change the current working directory before calling the script, as in the following example:



#### To pass arguments from the command line to your Tcl script file:

At the prompt, type the path to the Microsemi SoC software followed by the SCRIPT argument:

```
 <location of Microsemi SoC software>\bin\designer "SCRIPT:<filename arg1 arg2 ...>" <-- For Designer</pre>
```

<location of Microsemi SoC software>\bin\designer SCRIPT:<filename "arg1 arg2 ...>" <-For Libero</pre>

where <location of Microsemi SoC software> is the root directory in which you installed the Microsemi SoC software, and <filename arg1 arg2 ...>is the name, including a relative or full path, of the Tcl script file and arguments you are passing to the script file.

#### For example,

#### Through Designer:

C:\libero\designer\bin\designer "SCRIPT:myscript.tcl one two three"

#### Through Libero:

C:\libero\designer\bin\designer SCRIPT:myscript.tcl SCRIPT\_ARGS:"one two three"

**Note**: In Designer, quotes are needed around the entire command. In Libero, quotes are needed around the arguments only.

#### To obtain the output from the log file:

At the prompt, type the path to the Microsemi SoC software followed by the SCRIPT and LOGFILE arguments.

```
<location of Microsemi SoC software> SCRIPT:<filename> SCRIPT_ARGS:"a b c"
LOGFILE:<output.log>
```

#### where

- location of Microsemi SoC software is the root directory in which you installed the Microsemi SoC software
- filename is the name, including a relative or full path, of the Tcl script file
- SCRIPT\_ARGS are the arguments you are passing to the script file
- output.log is the name of the log file

#### For example,

C:\libero\designer\bin\designer SCRIPT:testTCLparam.tcl SCRIPT\_ARGS:"a b c" LOGFILE:testTCLparam.log

## **Exporting Tcl Scripts**

You can write out a Tcl script file that contains the commands executed in the current session. You can then use this exported Tcl script to re-execute the same commands interactively or in batch. You can also use this exported script to become more familiar with Tcl syntax.

You can export Tcl scripts from the Project Manager or Designer; the actions are the same.

#### To export a Tcl session script from the Project Manager or Designer:

- 1. From the File menu, choose Export Script File. The Export Script dialog box appears.
- 2. Click **OK**. The **Script Export Options** dialog box appears:






Figure 3 · Script Export Options

- 3. Check the **Include Commands from Current Design [Project] Only** checkbox. This option applies only if you opened more than one design or project in your current session. If so, and you do not check this box, Project Manager / Designer exports all commands from your current session.
- 4. Select the radio button for the appropriate filename formatting. To export filenames relative to the current working directory, select Relative filenames (default) formatting. To export filenames that include a fully specified path, select Qualified filenames (full path; including directory name) formatting.

Choose **Relative filenames** if you do not intend to move the Tcl script from the saved location, or **Qualified filenames** if you plan to move the Tcl script to another directory or machine.

5. Click OK.

Project Manager / Designer saves the Tcl script with the specified filename.

Note: Notes:

- When exporting Tcl scripts, Project Manager and Designer always encloses filenames in curly braces to ensure portability.
- Libero SoC software does not write out any Tcl variables or flow-control statements to the exported Tcl
  file, even if you had executed the design commands using your own Tcl script. The exported Tcl file
  only contains the tool commands and their accompanying arguments.

## extended\_run\_lib - Libero SoC Only

Note: This is not a Tcl command; it is a shell script that can be run from the command line.

The extended\_run\_lib Tcl script enables you to run the multiple pass layout in batch mode from a command line.

```
$ACTEL_SW_DIR/bin/libero script:$ACTEL_SW_DIR/scripts/extended_run_lib.tcl
logfile:extended_run.log "script_args:-root path/designer/module_name [-n numPasses] [-
starting_seed_index numIndex] [-compare_criteria value] [-c clockName] [-analysis value] [-
slack_criteria value] [-stop_on_success] [-timing_driven|-standard] [-power_driven value]
[-placer_high_effort value]"
```

#### Note:

- There is no option to save the design files from all the passes. Only the (Timing or Power) result reports from all the passes are saved.
- This script supports only SmartFusion2, IGLOO2 and RTG4 designs.



### **Arguments**

-root path/designer/module\_name

The path to the root module located under the designer directory of the Libero project.

[-n numPasses]

Sets the number of passes to run. The default number of passes is 5.

[-starting\_seed\_index numIndex]

Indicates the specific index into the array of random seeds which is to be the starting point for the passes. Value may range from 1 to 100. If not specified, the default behavior is to continue from the last seed index that was used.

[-compare\_criteria value]

Sets the criteria for comparing results between passes. The default value is set to frequency when the –c option is given or timing constraints are absent. Otherwise, the default value is set to violations.

Value	Description
frequency	Use clock frequency as criteria for comparing the results between passes. This option can be used in conjunction with the -c option (described below).
violations	Use timing violations as criteria for comparing the results between passes. This option can be used in conjunction with the -analysis, -slack_criteria and - stop_on_success options (described below).
power	Use total power as criteria for comparing the results between passes, where lowest total power is the goal.

[-c clockName]

Applies only when the clock frequency comparison criteria is used. Specifies the particular clock that is to be examined. If no clock is specified, then the slowest clock frequency in the design in a given pass is used. The clock name should match with one of the Clock Domains in the Summary section of the Timing report.

[-analysis *value*]

Applies only when the timing violations comparison criteria is used. Specifies the type of timing violations (the slack) to examine. The following table shows the acceptable values for this argument:

Value	Description
max	Examines timing violations (slack) obtained from maximum delay analysis. This is the default.
min	Examines timing violations (slack) obtained from minimum delay analysis.

[-slack\_criteria value]

Applies only when the timing violations comparison criteria is used. Specifies how to evaluate the timing violations (slack). The type of timing violations (slack) is determined by the -analysis option. The following table shows the acceptable values for this argument:

Value	Description
worst	Sets the timing violations criteria to Worst slack. For each pass obtains the most amount of negative slack (or least amount of positive slack if all constraints are met) from the timing violations report. The largest value out of all passes will determine the best pass. This is the default.



Value	Description
tns	Sets the timing violations criteria to Total Negative Slack (tns). For each pass it obtains the sum of negative slack values from the first 100 paths from the timing violations report. The largest value out of all passes determines the best pass. If no negative slacks exist for a pass, then the worst slack is used to evaluate that pass.

[-stop\_on\_success]

Applies only when the timing violations comparison criteria is used. The type of timing violations (slack) is determined by the -analysis option. Stops running the remaining passes if all timing constraints have been met (when there are no negative slacks reported in the timing violations report).

[-timing\_driven|-standard]

Sets layout mode to timing driven or standard (non-timing driven). The default is -timing\_driven or the mode used in the previous layout command.

[-power\_driven *value*]

Enables or disables power-driven layout. The default is off or the mode used in the previous layout command. The following table shows the acceptable values for this argument:

Value	Description
off	Does not run power-driven layout.
on	Enables power-driven layout.

[-placer\_high\_effort value]

Sets placer effort level. The default is off or the mode used in the previous layout command. The following table shows the acceptable values for this argument:

Value	Description
off	Runs layout in regular effort.
on	Activates high effort layout mode.

#### Return

A non-zero value will be returned on error.

#### **Supported Families**

SmartFusion2, IGLOO2, RTG4

### **Exceptions**

None

#### **Example**

D:/Libero\_11\_3\_SP1/Designer/bin/libero script:D:/Libero\_11\_3\_SP1/Designer/scripts/extended\_run\_lib.tcl logfile:extended\_run.log "script\_args:-root E:/designs/centralfpga/designer/centralfpga -n 3 -slack\_criteria tns stop\_on\_success"

#### See Also

Place and Route - SmartFusion2, IGLOO2, RTG4



Multiple Pass Layout

Multiple Pass Layout - SmartFusion2, IGLOO2, RTG4

## extended\_run\_shell - Designer Only

Note: This is not a Tcl command; it is a shell script that can be run from the command line. To invoke multiple pass layout within another Designer Tcl script, refer to extended run qui.

The extended\_run\_shell Tcl script enables you to run the multiple pass layout in batch mode from a command line. Use this script from the tcl shell "acttclsh". This is the script or command-line equivalent to using the multiple pass layout in the GUI.

\$ACTEL\_SW\_DIR/bin/acttclsh extended\_run\_shell.tcl -adb adbFileName.adb [-n numPasses] [-starting\_seed\_index numIndex] [-save\_all] [-compare\_criteria value] [-c clockName] [-analysis value] [-slack\_criteria value] [-timing\_driven|-standard] [-stop\_on\_success] [-seq\_opt value] [-run\_placer value] [-place\_incremental value] [-route\_incremental value] [-placer\_high\_effort value] [-mindel\_repair value] [-power\_driven value]

### **Arguments**

-adb adbFileName.adb

This is the design file to run multiple passes of layout.

[-n numPasses]

Sets the number of passes to run. The default number of passes is 5.

[-starting\_seed\_index numIndex]

Indicates the specific index into the array of random seeds which is to be the starting point for the passes. Its value should range from 1 to 101. If not specified, the default behavior is to continue from the last seed index which was used.

[-save\_all]

Saves all intermediate designs in<adbFileName>\_r<runNum>\_s<seedIndex>.adb. The best result is also stored to the original \*.adb file as well. The default behavior does not save all results.

[-compare\_criteria value]

The following table shows the acceptable values for this argument:

Value	Description
frequency	Sets the criteria for comparing results between passes to be clock frequency based. This is the default. This option enables the -c option (described below).
violations	Sets the criteria for comparing results between passes to be timing violations (slack) based. This option enables the -analysis, -slack_criteria, and -stop_on_success options (described below).
power	Sets the criteria for comparing results between passes to be based on the lowest total power.

[-c clockName]

Applies only when the clock frequency comparison criteria is used. Specifies the particular clock that is to be examined. If no clock is specified, then the slowest clock frequency in the design in a given pass is used.

[-analysis *value*]

Applies only when the timing violations comparison criteria is used. The following table shows the acceptable values for this argument:



Value	Description
max	Examines timing violations (slacks) obtained from maximum delay analysis. This is the default.
min	Examines timing violations (slacks) obtained from minimum delay analysis.

[-slack\_criteria *value*]

Applies only when the timing violations comparison criteria is used. The type of timing violations (slacks) is determined by the -analysis option. The following table shows the acceptable values for this argument:

Value	Description
worst	Sets the timing violations criteria to worst slack. For each pass obtains the most amount of negative slack (or least amount of positive slack if all constraints are met) from the timing violations report. The largest value out of all passes will determine the best pass. This is the default.
tns	Sets the timing violations criteria to total negative slack. For each pass obtains the sum of negative slacks from the first 100 paths from the timing violations report. The largest value out of all passes will determine the best pass. If no negative slacks exist for a pass, then the worst slack is used to evaluate that pass

[-stop\_on\_success]

Applies only when the timing violations comparison criteria is used. The type of timing violations (slacks) is determined by the -analysis option. Stops performing remaining passes if all timing constraints have been met (when there are no negative slacks reported in the timing violations report).

-seq\_opt value

The following table shows the acceptable values for this argument:

Value	Description
off	Disables physical synthesis of sequential logic. This is the default.
on	Enables physical synthesis of sequential logic in high-effort mode

[-timing\_driven|-standard]

Sets layout mode to be timing driven or standard (non-timing driven). The default is -timing\_driven or the mode used in the previous layout command.

[-run\_placer value]

The following table shows the acceptable values for this argument:

Value	Description	
on	Invokes placer. This is the default.	
off	Skips placer.	

[-place\_incremental value]

The following table shows the acceptable values for this argument:



Value	Description
off	Discards previous placement. This is the default.
on	Sets the previous placement as the initial starting point for each pass.
fix	Locks previous placement for each pass.

[-route\_incremental value]

The following table shows the acceptable values for this argument:

Value	Description
off	Discards previous routing. This is the default.
on	Sets the previous routing as the initial starting point for each pass.

[-placer\_high\_effort value]

This is an advanced option that is available only for SmartFusion, IGLOO, ProASIC3 and Fusion families. The following table shows the acceptable values for this argument:

Value	Description
off	Runs layout in regular effort. This is the default.
on	Activates high effort layout mode.

[-mindel\_repair value]

This is an advanced option that is available only for SmartFusion, IGLOO, ProASIC3 and Fusion families. The following table shows the acceptable values for this argument:

Value	Description
off	Does not run minimum delay violations repair. This is the default.
on	Enables repair of minimum delay violations during route.

[-power\_driven value]

This option is available only for SmartFusion, IGLOO, ProASIC3 and Fusion families. The following table shows the acceptable values for this argument:

Value	Description
off	Does not run power-driven layout. This is the default.
on	Enables power-driven layout.

#### Return

A non-zero value will be returned on error.



#### **Supported Families**

SmartFusion, IGLOO, ProASIC3 and Fusion

#### **Exceptions**

None

#### **Example**

- 1. On *my.adb*, run 5 (default) passes continuing from the last seed index using slowest clock frequency (default) comparison criteria.
  - % acttclsh extended\_run\_shell.tcl -adb my.adb
- 2. On *my.adb*, run 3 passes starting with seed index 6, saving all results, using clock frequency comparison criteria for clock "PCI\_CLK".
  - % acttclsh extended\_run\_shell.tcl -adb my.adb -n 3 -starting\_seed\_index 6 -save\_all c PCI\_CLK
- On my.adb, run 5 (default) passes continuing from the last seed index, saving all results, using timing
  violations comparison criteria with maximum delay (default) analysis and worst slack (default) criteria;
  invoke high effort layout.
  - % acttcIsh extended\_run\_shell.tcl -adb my.adb -save\_all -compare\_criteria violations -placer\_high\_effort on
- On my.adb, run 5 (default) passes continuing from the last seed index, saving all results, using timing
  violations comparison criteria with maximum delay (default) analysis and total negative slack criteria;
  invoke placement effort level 5.
  - % acttclsh extended\_run\_shell.tcl -adb my.adb -save\_all -compare\_criteria violations
    -slack\_criteria tns -effort\_level 5
- On my.adb, run 5 (default) passes continuing from the last seed index, saving all results, using timing violations comparison criteria with minimum delay analysis and worst slack (default) criteria; stop if there are no violations.
- On my.adb, run 5 (default) passes continuing from the last seed index, saving all results, using timing violations comparison criteria with minimum delay analysis and total negative slack criteria; invoke repair of minimum delay violations.
  - % acttclsh extended\_run\_shell.tcl -adb my.adb -save\_all -compare\_criteria violations -analysis min -slack\_criteria tns -mindel\_repair on

#### See Also

Running Layout

Multiple Pass Layout

extended run qui

## Sample Tcl Script - Designer

The following script creates a new design named *prepi* for the SX-A family:

```
#Set up a new design
new_design -name "prepi" -family "SXA"
#set device name, package name
set_device -die "A54SX32A" -package "176 TQFP"
#set device speed and operating conditions
set_device -speed "-1" -temprange "com" -voltrange "com"
#import netlist and pin files
import -format "edif" -netlist_naming "Generic" \
   -edif_flavor "GENERIC" {prepi.edn}
import -format "pin" {prepi.pin}
compile
#layout standard mode
```



```
layout -incremental "OFF"
#extract sdf file
export -format "sdf" {prepi.sdf}
save_design {prepi.adb}
close_design
```

Note: The comment delimiter, which is the pound sign (#), must be the first non-space character on a line or the first character following a semicolon (in Tcl, commands are separated by new lines or semicolons).

## Sample Tcl Script - Project Manager

The following Tcl commands create a new project and set your project options.

```
#Create new project
new_project -name proj1 -location c:/actelprj -family fusion -die AFS090 -package "108
QFN" -hdl VHDL
#Import HDL source file named hdlsourcel.vhd
import_files -hdl_source c:\hdlsourcel.vhd
#Run synthesis and create a logfile named synthl.
run_synthesis -logfile synth.log
# he default ADB file, run Compile, run Layout
run_designer -logfile designer_log -adb new -compile TRUE -layout TRUE -export_ba TRUE
#Create a new project and set up a new design
```

## Tcl Flow in the Libero SoC for SmartFusion, Fusion, IGLOO, ProASIC3

Use the following commands to manage and build your project in the Libero SoC.

### **Design Flow in the Project Manager**

The Tcl commands below outline the entire design flow. Once you create a project in the Project Manager you can use the commands below to complete every operation from synthesis to generating an HDL netlist. Click any command to go to the command definition.

```
run_synthesis [-logfile name]
run_simulation [-logfile name]
check_hdl -file filename
check_schematic -file filename
create_symbol [-module module]
export_io_constraints_from_adb -adb filename -output outputfilename
generate_ba_files -adb filename
generate_hdl_from_schematic [-module modulename]
generate_hdl_netlist [-netlist filename] [-run_drc "TRUE | FALSE"]
rollback_constraints_from_adb -adb filename -output output_filename
run_designer [-logfile filename] [-script "script to append"] [-append_commands "commands to execute"] [-adb "new | open | default"] [-compile "TRUE | FALSE"] [-layout "TRUE |
FALSE"] [-export_ba "TRUE | FALSE"]
run_drc [-netlist file] [-gen_hdl "TRUE | FALSE"]
```

### Manage Profiles in the Project Manager

```
add_profile    -name profilename -type "synthesis | simulation | stimulus | flashpro |
physynth | coreconfig" -tool profiletool -location tool_location [-args tool_parameters]
[-batch "TRUE | FALSE"]
```



```
edit_profile -name profilename -type "synthesis | simulation | stimulus | flashpro |
physynth | coreconfig" -tool profiletool -location tool_location [-args tool_parameters]
[-batch "TRUE | FALSE"] [-new_name name]
export_profiles -file name [-export "predefined | user | all"]
remove_profile -name profile_name
select_profile -name profile_name
```

### **Linking Files**

```
change_link_source -file filename -path pathname
create_links [-hdl_source file]* [-stimulus file]* [-sdc file]* [-pin file]* [-dcf file]*
[-gcf file]* [-pdc file]* [-crt file]* [-vcd file]*
export_as_link -file filename -path link_path
unlink -file file [-local local_filename]
```

### **Set Simulation Options in the Project Manager**

```
add_modelsim_path -lib library_name [-path library_path] [-remove " "]
```

### **Set Device in the Project Manager**

```
set_device [-family family] [-die die] [-package package]
```

#### **Miscellaneous Operations in the Project Manager**

```
project_settings [-hdl "VHDL | VERILOG"] [-auto_update_modelsim_ini "TRUE | FALSE"] [-
auto_update_viewdraw_ini "TRUE | FALSE"] [-block_mode "TRUE | FALSE"] [-
auto_generate_synth_hdl "TRUE | FALSE"] [-auto_run_drc "TRUE | FALSE"] [-
auto_generate_viewdraw_hdl "TRUE | FALSE"] [-auto_file_detection "TRUE | FALSE"]
refresh
set_option [-synth "TRUE | FALSE"] [-module "module"]
remove_core -name core_name
```

## Tcl Flow in the Libero SoC

Use the following commands to manage and build your project in the Libero SoC.

## **Design Flow in the Project Manager**

The Tcl commands below outline the entire design flow. Once you create a project in the Project Manager you can use the commands below to complete every operation from synthesis to generating an HDL netlist. Click any command to go to the command definition.

```
run_synthesis [-logfile name]
run_simulation [-logfile name]
check_hdl -file filename
check_schematic -file filename
create_symbol [-module module]
export_io_constraints_from_adb -adb filename -output outputfilename
generate_ba_files -adb filename
generate_hdl_from_schematic [-module modulename]
generate_hdl_netlist [-netlist filename] [-run_drc "TRUE | FALSE"]
rollback_constraints_from_adb -adb filename -output output_filename
```



```
run_designer [-logfile filename] [-script "script to append"] [-append_commands "commands
to execute"] [-adb "new | open | default"] [-compile "TRUE | FALSE"] [-layout "TRUE |
FALSE"] [-export_ba "TRUE | FALSE"]
run_drc [-netlist file] [-gen_hdl "TRUE | FALSE"]
```

#### **Manage Profiles in the Project Manager**

```
add_profile -name profilename -type "synthesis | simulation | stimulus | flashpro |
physynth | coreconfig" -tool profiletool -location tool_location [-args tool_parameters]
[-batch "TRUE | FALSE"]

edit_profile -name profilename -type "synthesis | simulation | stimulus | flashpro |
physynth | coreconfig" -tool profiletool -location tool_location [-args tool_parameters]
[-batch "TRUE | FALSE"] [-new_name name]

export_profiles -file name [-export "predefined | user | all"]

remove_profile -name profile_name
select_profile -name profile_name
```

### **Linking Files**

```
change_link_source -file filename -path pathname
create_links [-hdl_source file]* [-stimulus file]* [-sdc file]* [-pin file]* [-dcf file]*
[-gcf file]* [-pdc file]* [-crt file]* [-vcd file]*
export_as_link -file filename -path link_path
unlink -file file [-local local_filename]
```

### **Set Simulation Options in the Project Manager**

```
add_modelsim_path -lib library_name [-path library_path] [-remove " "]
```

### Set Device in the Project Manager

```
set_device [-family family] [-die die] [-package package]
```

#### **Miscellaneous Operations in the Project Manager**



# **Project Manager Tcl Commands**

## add\_file\_to\_library

Tcl command; adds a file to a library in your project.

```
add_file_to_library
-library name
-file name
```

### **Arguments**

-library name

Name of the library where you wish to add your file.

-file name

Specifies the new name of the file you wish to add (must be a full pathname).

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

Add a file named foo.vhd from the ./project/hdl directory to the library 'my\_lib' add\_file\_to\_library -library my\_lib -file ./project/hdl/foo.vhd

#### See Also

add\_library
remove\_library
rename\_library

Project Manager Tcl Command Reference

## add\_library

Tcl command; adds a VHDL library to your project.

```
add_library -library name
```

## **Arguments**

-library *name* 

Specifies the name of your new library.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

Create a new library called 'my\_lib'.

add\_library -library my\_lib



#### See Also

remove\_library
rename\_library

**Project Manager Tcl Command Reference** 

## add\_modelsim\_path

Tcl command; adds a ModelSim simulation library to your project.

```
add_modelsim_path -lib library_name [-path library_path] [-remove " "]
```

### **Arguments**

-lib library\_name

Name of the library you want to add.

-path library\_path

Path to library that you want to add.

-remove " "

Name of library you want to remove (if any).

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

Add the ModelSim library 'msim\_update2' located in the c:\modelsim\libraries directory and remove the library 'msim\_update1':

add\_modelsim\_path -lib msim\_update2 [-path c:\modelsim\libraries] [-remove msim\_update1]

#### See Also

**Project Manager Tcl Command Reference** 

## add\_profile

Tcl command; sets the same values as the <u>Add or Edit Profile dialog box</u>. The newly added profile becomes the active tool profile for the specified *type* of tool.

```
add_profile -name profilename -type value -tool profiletool -location tool_location [-args tool_parameters] [-batch value]
```

## **Arguments**

-name profilename

Specifies the name of your new profile.

-type value

Specifies your profile type, where value is one of the following:

Value	Description
synthesis	New profile for a synthesis tool
simulation	New profile for a simulation tool



Value	Description
stimulus	New profile for a stimulus tool
flashpro	New FlashPro tool profile

-tool profiletool

Name of the tool you are adding to the profile.

-location tool\_location

Full pathname to the location of the tool you are adding to the profile.

-args tool\_parameters

Profile parameters (if any).

-batch value

Runs the tool in batch mode (if TRUE). Possible values are:

Value	Description
TRUE	Runs the profile in batch mode
FALSE	Does not run the profile in batch mode

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

Create a new FlashPro tool profile called 'myflashpro' linked to a FlashPro installation in my c:\programs\actel\flashpro\bin directory

 $\begin{tabular}{ll} add\_profile -name myflashpro -type flashpro -tool flashpro.exe -location c:\programs\actel\flashpro\bin\flashpro.exe -batch FALSE \\ \end{tabular}$ 

#### See Also

**Project Manager Tcl Command Reference** 

## associate\_stimulus

Tcl command; associates a stimulus file in your project.

```
associate_stimulus
[-file name]*
[-mode value]
-module value
```

#### **Arguments**

-file name

Specifies the name of the file to which you want to associate your stimulus files.

-mode value

Specifies whether you are creating a new stimulus association, adding, or removing; possible values are:



Value	Description
new	Creates a new stimulus file association
add	Adds a stimulus file to an existing association
remove	Removes an stimulus file association

-module value

Sets the module, where value is the name of the module.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

The example associates a new stimulus file 'stim.vhd' for stimulus.

associate\_stimulus -file stim.vhd -mode new -module stimulus

#### See Also

Project Manager Tcl Command Reference

## change\_link\_source

Tcl command; changes the source of a linked file in your project.

change\_link\_source -file filename -path new\_source\_path

#### **Arguments**

-file filename

Name of the linked file you want to change.

-path new\_source\_path

Location of the file you want to link to.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

Change the link to a file 'sim1.vhd' in your project and link it to the file in c:\microsemi\link\_source\simulation\_test.vhd

change\_link\_source -file sim1.vhd -path c:\microsemi\link\_source\simulation\_test.vhd

#### See Also

Project Manager Tcl Command Reference

## check\_hdl

Tcl command; checks the HDL in the specified file.



check\_hdl -file filename

#### **Arguments**

-file filename

Name of the HDL file you want to check.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

Check HDL on the file hdl1.vhd. check\_hdl -file hdl1.vhd

#### See Also

**Project Manager Tcl Command Reference** 

## check\_schematic

Tcl command; checks the schematic.

check\_schematic -file filename

#### **Arguments**

-file filename

Name of the schematic file you want to check.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

Check schematic on the file schem.2vd. check\_schematic -file schem.2vd

#### See Also

Project Manager Tcl Command Reference

## close\_design

Tcl command; closes the current design and brings Designer to a fresh state to work on a new design. This is equivalent to selecting the Close command from the File menu.

close\_design

### **Arguments**

None



### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

#### See Also

open\_design
close\_design
new\_design

**Designer Tcl Command Reference** 

## close\_project

Tcl command; closes the current project in Libero SoC. Equivalent to clicking the File menu, and choosing Close Project.

```
close_project
```

### **Arguments**

None

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

close\_project

#### See Also

open\_project

Project Manager Tcl Command Reference

## create\_links

Tcl command; creates a link (or links) to a file/files in your project.

```
create_links [-hdl_source file]* [-stimulus file]* [-sdc file]* [-pin file]* [-dcf file]* [-
gcf file]* [-pdc file]* [-crt file]* [-vcd file]*
```

#### **Arguments**

```
-hdl_source file
Name of the HDL file you want to link.
-stimulus file
```



```
Name of the stimulus file you want to link.
```

-sdc file

Name of the SDC file you want to link.

-pin *file* 

Name of the PIN file you want to link.

-dcf file

Name of the DCF file you want to link.

-gcf file

Name of the GCF file you want to link.

-pdc file

Name of the PDC file you want to link.

-crt file

Name of the crt file you want to link.

-vcd file

Name of the VCD file you want to link.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

Create a link to the file hdl1.vhd.

create links [-hdl\_source hdl1.vhd]

#### See Also

Project Manager Tcl Command Reference

## create\_symbol

Tcl command; creates a symbol in a module.

```
create_symbol [-module module]
```

#### **Arguments**

-module *module* 

Name of the symbol module you want to create.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

Create a symbol named mod2.

create\_symbol [-module mod2]

#### See Also

Project Manager Tcl Command Reference



## delete\_files

Tcl command; deletes files in your Libero SoC project.

```
delete_files
-file value
-from_disk
```

### **Arguments**

-file value

Specifies the file you wish to delete from the project. This parameter is required for this Tcl command. It does not delete the file from the disk. Use the -from\_disk flag to delete a file from the disk. Value is the name of the file you wish to delete (including the full pathname).

-from\_disk

Deletes a file from the disk.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

Delete the files file1.vhd and file2.vhd from the project, and delete the file top\_palace.sdc from the disk.

```
delete_files -file ./project/hdl/file1.vhd -file ./project/hdl/file2.vhd
delete_files -from_disk -file ./project/phy_synthesis/top_palace.sdc
```

The following command deletes the core 'add1' from your disk and project (it is the same as the command to delete an IP core from your disk and project).

delete\_files -from\_disk -file ./project/component/work/add1/add1.cxf

#### See Also

#### Project Manager Tcl Command Reference

close\_project
new\_project

## download core

Tcl command; downloads a core and adds it to your repository.

```
download_core [-vlnv "vlnv"]+ [-location "location"]
```

#### **Arguments**

-vlnv *vln*v

Vendor, library, name and version of the core you want to download.

-location core\_name

Location of the repository where you wish to add the core.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

Download the core CoreAXI to the repository www.actel-ip.com/repositories/SgCore:



download\_core -vlnv {Actel:SystemBuilder:PF\_DDR4:1.0.102} -location {www.actelip.com/repositories/SgCore}

#### See Also

Project Manager Tcl Command Reference

## edit\_profile

Tcl command; sets the same values as the Add or Edit Profile dialog box.

```
edit_profile -name profilename -type value -tool profiletool -location profilelocation [-args parameters] [-batch value] [-new_name name]
```

### **Arguments**

-name profilename

Specifies the name of your new profile.

-type value

Specifies your profile type, where value is one of the following:

Value	Description
synthesis	New profile for a synthesis tool
simulation	New profile for a simulation tool
stimulus	New profile for a stimulus tool
flashpro	New FlashPro tool profile

-tool profiletool

Name of the tool you are adding to the profile.

 $\hbox{-location } profile location$ 

Full pathname to the location of the tool you are adding to the profile.

-args parameters

Profile tool parameters (if any).

-batch *value* 

Runs the tool in batch mode (if TRUE). Possible values are:

Value	Description
TRUE	Runs the profile in batch mode
FALSE	Does not run the profile in batch mode

-new\_name name

Name of new profile.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.



### **Example**

Edit a FlashPro tool profile called 'myflashpro' linked to a new FlashPro installation in my c:\programs\actel\flashpro\bin directory, change the name to updated\_flashpro.

edit\_profile -name myflashpro -type flashpro -tool flashpro.exe -location
c:\programs\actel\flashpro\bin\flashpro.exe -batch FALSE -new\_name updated\_flashpro

#### See Also

Project Manager Tcl Command Reference

## export\_as\_link

Tcl command; exports a file to another directory and links to the file.

```
export_as_link -file filename -path link_path
```

#### **Arguments**

-file filename

Name of the file you want to export as a link.

-path link\_path

Path of the link.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

Export the file hdl1.vhd as a link to c:\microsemi\link\_source.

```
export_as_link -file hdl1.vhd -path c:\microsemi\link_source
```

#### See Also

Project Manager Tcl Command Reference

## export\_design\_summary

This Tcl command exports an HTML file containing information about your root SmartDesign in your project. The HTML report provides information on:

- Generated Files
- I/Os
- Hardware Instances
- Firmware
- Memory Map

```
export_design_summary -file {D: /Designs/test/sd1.html}
```

#### Returns

Returns 0 on success, 1 on failure.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.



## export\_profiles

Tcl command; exports your tool profiles. Performs the same action as the Export Profiles dialog box.

```
export_profile -file name [-export value]
```

#### **Arguments**

-file *name* 

Specifies the name of your exported profile.

-export value

Specifies your profile export options. The following table shows the acceptable values for this argument:

Value	Description
predefined	Exports only predefined profiles
user	Exports only user profiles
all	Exports all profiles

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

The following command exports all profiles to the file 'all\_profiles':

```
export_profiles -file all_profiles [-export all]
```

#### **See Also**

Project Manager Tcl Command Reference

## export\_script

Tcl command; export\_script is a command that explicitly exports the Tcl command equivalents of the current Libero session. You must supply a file name with the -file parameter. You may supply the optional -relative\_path parameter to specify whether an absolute or relative path is used in the exported script file.

```
export_script\
-file {<absolute or relative path to constraint file>} \
-relative_path <value> \
```

### **Arguments**

```
-file {<absolute or relative path to constraint file>}
```

Specifies the absolute or relative path to the constraint file; there may be multiple -file arguments (see example below).

```
-relative_path {<value>}
```

Sets your option to use a relative or absolute path in the exported script; use 1 for relative path, 0 for absolute.

### **Supported Families**

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.



#### **Example**

```
export_script -file {./exported.tcl} -relative_path 1
```

## generate hdl from schematic

Tcl command; generates an HDL file from your schematic.

```
generate_hdl_from_schematic [-module modulename]
```

### **Arguments**

```
-module modulename
```

Specifies the module name for your new HDL module

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

The following example generates a new HDL module module1.vhd:

```
generate_hdl_from_schematic [-module module1.vhd]
```

#### See Also

Project Manager Tcl Command Reference

## import files (Libero SoC)

Tcl command; enables you to import design source files and constraint files.

**SmartFusion2, IGLOO2, RTG4 only**: For importing constraint files, import\_files has retired the -pdc parameter for SmartFusion2 and IGLOO2. It has been replaced with two new parameters to match the new design flow. Physical Design Constraints (PDC) Tcl must now be divided between I/O attribute and pin information from all floorplanning and timing constraints. These commands must now reside in and be imported as separate files. The new parameters specify the type of \*.pdc file being imported.

Use of the -pdc parameter with Smartfusion2 or IGLOO2 families will cause an error. The path to the file can be absolute or relative but must be enclosed in curly braces { }.

Use the -can\_convert\_EDN\_to\_HDL parameter to convert the EDIF file to HDL and then import the converted HDL file.

Note: The EDIF File is not imported.

```
import_files
-schematic {file}
-symbol {file}
-symbol {file}
-smartgen_core {file}
-ccp {file}
-stimulus {file}
-hdl_source {file}
-io_pdc {<absolute or relative path to file>} # For PDC containing I/O attribute and pin info
-fp_pdc {<absolute or relative path to file>} # For PDC containing timing and placement info
-edif {file}
-sdc {file}
-pin {file}
-dcf {file}
-pdc {file}
-pdc {file}
```



```
-gcf {file}
-vcd {file}
-saif {file}
-saif {file}
-crt {file}
-simulation {file}
-profiles {file}
-templates {file}
-ccz {file}
-wf_stimulus {file}
-modelsim_ini {file}
-library {file}
-can_convert_EDN_to_HDL {true | false}
-red {file}
-vd {file}
-can_convert_EDN_to_HDL {true | false}
-can_convert_EDN_to_HDL {true | false}
-red {file}
```

### **Arguments**

```
-schematic {file}
```

Specifies the schematics you wish to import into your IDE project. Type parameter must be repeated for each file.

```
-symbol {file}
```

Specifies the symbols you wish to import into your IDE project. Type parameter must be repeated for each file.

```
-smartgen_core {file}
```

Specifies the cores you wish to import into your project. Type parameter must be repeated for each file.

```
-ccp {file}
```

Specifies the ARM or Cortex-M1 cores you wish to import into your project. Type parameter must be repeated for each file.

```
-stimulus {file}
```

Specifies HDL stimulus files you wish to import into your project. Type parameter must be repeated for each file.

```
-hdl_source {file}
```

Specifies the HDL source files you wish to import into your project. Type parameter must be repeated for each file.

```
-io_pdc {<absolute or relative path to file>}
```

SmartFusion2 and IGLOO2 only - Specifies the PDC file that contains the I/O attribute and pin information.

```
-fp_pdc {<absolute or relative path to file>}
```

SmartFusion2 and IGLOO2 only - Specifies the PDC file that contains the timing and placement information.

```
-edif {file}
```

Specifies the EDIF files you wish to import into your project. Type parameter must be repeated for each file. This is a mandatory option if you want to convert EDIF to HDL with the -can\_convert\_EDN\_to\_HDL option.

```
-can_convert_EDN_to_HDL {true | false | 1 | 0} #Boolean {true | false | 1 | 0}
```

The –edif option is mandatory. If the –edif option is not specified or the –can\_convert\_EDN\_to\_HDL is used with another option, EDIF to HDL conversion will fail.

```
-constraint_sdc {file}
```

Specifies the SDC constraint files you wish to import into your project. Type parameter must be repeated for each file.

```
-constraint_pin {file}
```

Specifies the PIN constraint files you wish to import into your project. Type parameter must be repeated for each file.

```
-constraint_dcf {file}
```



Specifies the DCF constraint files you wish to import into your project. Type parameter must be repeated for each file.

```
-constraint_pdc {file}
```

Specifies the PDC constraint files you wish to import into your project. Type parameter must be repeated for each file.

```
-constraint_gcf {file}
```

Specifies the GCF constraint files you wish to import into your project. Type parameter must be repeated for each file.

```
-constraint_vcd {file}
```

Specifies the VCD constraint files you wish to import into your project. Type parameter must be repeated for each file.

```
-constraint_saif {file}
```

Specifies the SAIF constraint files you wish to import into your project. Type parameter must be repeated for each file.

```
-constraint_crt {file}
```

Specifies the CRT constraint files you wish to import into your project. Type parameter must be repeated for each file.

```
-simulation {file}
```

Specifies the simulation files you wish to import into your Libero SoC project. Type parameter must be repeated for each file.

```
-profiles {file}
```

Specifies the profile files you wish to import into your Libero SoC project. Type parameter must be repeated for each file.

```
-cxf {file}
```

Specifies the CXF file (such as SmartDesign components) you wish to import into your Libero SoC project. Type parameter must be repeated for each file.

```
-templates {file}
```

Specifies the template file you wish to import into your IDE project.

```
-ccz {file}
```

Specifies the IP core file you wish to import into your project.

```
-wf_stimulus {file}
```

Specifies the WaveFormer Pro stimulus file you wish to import into your project.

```
-modelsim_ini {file}
```

Specifies the ModelSIM INI file that you wish to import into your project.

```
-library {file}
```

Specifies the library file that you wish to import into your project. If a library file is not available it will be created and added to the library.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

The command below imports the HDL source files file1.vhd and file2.vhd:

```
import_files -hdl_source file1.vhd -hdl_source file2.vhd
```

#### See Also

Project Manager Tcl Command Reference



# new\_project

Tcl command; creates a new project in Libero SoC. If you do not specify a location, Libero SoC saves the new project in your current working directory.

```
new_project -name project_name\
-use_enhanced_constraint_flow {1 | 0} \
-location project_location -family family_name\
-project_description brief text description of project\
-die device_die -package package_name -hdl HDL_type\
-speed speed_grade -die_voltage value\

-adv_options value\
-standalone_peripheral_initialization {1 | 0}\
-block_mode {1 | 0}\
-instantiate_in_smartdesign {1 | 0}
```

#### **Arguments**

-name project\_name

The name of the project. This is used as the base name for most of the files generated from Libero SoC.

```
-use_enhanced_constraint_flow {1 | 0}
```

Set to 1 to use the Enhanced Constraint Flow or 0 to use the Classic Constraint Flow. Libero SoC's Enhanced Constraint Flow provides a single centralized view for you to import, link, edit, check, and create design constraints and associate the constraints to different design tools in Libero. SoC.

```
-location project_location
```

The location of the project. Must not be an existing directory.

```
-project_description project_description
```

A brief text description of the design in your project.

```
-family family_name
```

The Microsemi SoC device family for your targeted design.

```
-die device_die
```

Die for your targeted design.

```
-package package_name
```

Package for your targeted design.

```
-hdl HDL_type
```

Sets the HDL type for your new project.

Value	Description
VHDL	Sets your new projects HDL type to VHDL
VERILOG	Sets your new projects to Verilog

```
-speed speed_grade
```

Sets the speed grade for your project. Possible values depend on your device, die and package. See your device datasheet for details.

```
-die_voltage value
```

Sets the die voltage for your project. Possible values depend on your device. See your device datasheet for details.

```
-standalone_peripheral_initialization \{1 \mid 0\} (for SmartFusion2 and IGLOO2 only)
```



Set this option to 1 if you want to build your own peripheral initialization logic in SmartDesign to initialize each of the peripherals (MDDR/FDDR/SERDES) independently. Set this option to 0 to instruct System Builder to build the initialization circuitry for MDDR/FDDR/SERDES peripherals.

-block\_mode  $\{1 \mid 0\}$ 

Enter "1" to enable or "0" (default) to disable design block creation.

-instantiate\_in\_smartdesign  $\{1 \mid 0\}$ 

Enter "1" to enable or "0" (default) to disable Instantiate SystemBuilder/MSS components in a Smart Design. When set to "1", a System Builder or MSS component is auto-instantiated in a SmartDesign component upon creation. The default is 1.

-adv\_options value

Sets your advanced options, such as operating conditions.

Value	Description
IO_DEFT_STD:LVTTL	Sets your I/O default value to LVTTL. This value defines the default I/O technology to be used for any I/Os that the user does not explicitly set a technology for in the I/O Editor. It could be any of:  • LVTTL  • LVCMOS 3.3V  • LVCMOS 2.5V  • LVCMOS 1.8V  • LVCMOS 1.5V  • LVCMOS 1.2V
DSW_VCCA_VOLTAGE_RAMP_R ATE	(SmartFusion2 and IGLOO2 only)  This value defines the Maximum VDD and VPP power supply ramp rate . Power-up management circuitry is designed into every SmartFusion2 and IGLOO2 SoC FPGA. These circuits ensure easy transition from the powered-off state to powered-up state of the device. The SmartFusion2, IGLOO2 system controller is responsible for systematic power-on reset whenever the device is powered on or reset. All the I/Os are held in a high-impedance state by the system controller until all power supplies are at their required levels and the system controller has completed the reset sequence. The power-on reset circuitry in SmartFusion2 and IGLOO2 devices requires the VDD and VPP supplies to ramp monotonically from 0 V to the minimum recommended operating voltage within a predefined time. There is no sequencing requirement on VDD and VPP.  Four ramp rate options are available during design generation:  • 50 μs  • 1 ms  • 10 ms  • 100 ms  Each selection represents the maximum ramp rate to apply to VDD and VPP.
PLL_SUPPLY	(SmartFusion2, IGLOO2 only)  This value sets the voltage for the power supply you plan to connect to all the PLLs in your design, such as MDDR, FDDR, SERDES and FCCC. Two Values are available:  • 2.5



Value	Description
	• 3.3
RESTRICTPROBEPINS	(SmartFusion2, IGLOO2 and RTG4 only) This value reserves your pins for probing if you intend to debug using SmartDebug. Two values are available:  1 (Probe pins are reserved) 0 (No probe pins are reserved)
SYSTEM_CONTROLLER_SUSPE ND_MODE	(SmartFusion2, IGLOO2 only) Enables SmartFusion2 and IGLOO2 designers to suspend operation of the System Controller. Enabling this bit instructs the System Controller to place itself in a reset state once the device is powered up. This effectively suspends all system services from being performed. For a list of system services, refer to the SmartFusion2 or IGLOO2 System Controller User Guide for your device on the Microsemi website.  Two values are available:  1 (System Controller Suspend Mode is enabled) 0 (System Controller Suspend Mode is disabled
	s Operating Conditions (SmartFusion2, IGLOO2, and RTG4) so that erformed at different operating conditions.
TEMPR	Sets your default temperature range for operating condition analysis ; can be  COM (Commercial)  MIL (Military)  IND (Industrial)
VCCI_1.2_VOLTR	Sets the Default I/O Voltage Range for 1.2V which could be
VCCI_1.5_VOLTR	Sets the Default I/O Voltage Range for 1.5V which could be
VCCI_1.8_VOLTR	Sets the Default I/O Voltage Range for 1.8V which could be  COM IND



Value	Description
	MIL     Custom  These settings are propagated to Verify Timing, Verify Power and Backannotated Netlist to perform Timing/Power Analysis
VCCI_2.5_VOLTR	Sets the Default I/O Voltage Range for 2.5V which could be  COM IND MIL Custom These settings are propagated to Verify Timing, Verify Power and Backannotated Netlist to perform Timing/Power Analysis
VCCI_3.3_VOLTR	Sets the Default I/O Voltage Range for 3.3V which could be  COM IND MIL Custom These settings are propagated to Verify Timing, Verify Power and Backannotated Netlist to perform Timing/Power Analysis
VOLTR	Sets the core voltage range for operating condition analysis; These settings are propagated to Verify Timing, Verify Power and Backannotated Netlist to perform Timing/Power Analysis. Can be one of the following:  COM (Commercial)  MIL (Military)  IND (Industrial)
PART_RANGE	Sets your default temperature range for your project; can be COM (Commercial), MIL (Military) or IND (Industrial).

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

Creates a new project in the directory ./designs/mydesign, with the HDL type Verilog for the SmartFusion2 family.

```
new_project -location {./designs/mydesign} -name {mydesign}
-use_enhanced_constraint_flow 1
-standalone_peripheral_initialization 1 -hdl {VERILOG} -family
{SmartFusion2} -die {M2S150TS} -package {FCS536} -speed {-1} -die_voltage {1.2}
-adv_options {DSW_VCCA_VOLTAGE_RAMP_RATE:100_MS} -adv_options
{IO_DEFT_STD:LVCMOS 2.5V} -adv_options {PLL_SUPPLY:PLL_SUPPLY_25} -adv_options
{RESTRICTPROBEPINS:1} -adv_options {SYSTEM_CONTROLLER_SUSPEND_MODE:0}
-adv_options {TEMPR:IND} -adv_options {VCCI_1.2_VOLTR:IND} -adv_options
```



```
{VCCI_1.5_VOLTR:IND} -adv_options {VCCI_1.8_VOLTR:IND} -adv_options {VCCI_2.5_VOLTR:IND} -adv_options {VCCI_3.3_VOLTR:IND} -adv_options {VOLTR:IND}
```

#### See Also

**Project Manager Tcl Command Reference** 

## **Example**

# open\_project

Tcl command; opens an existing Libero SoC project.

```
open_project project_name-do_backup_on_convert value-backup_file backup_filename
```

### **Arguments**

project\_name

Must include the complete path to the PRJ file. If you do not provide the full path, Libero SoC infers that you want to open the project from your current working directory.

```
-do_backup_on_convert value
```

Sets the option to backup your files if you open a project created in a previous version of Libero SoC.

Value	Description
TRUE	Creates a backup of your original project before opening
FALSE	Opens your project without creating a backup

```
-backup_file backup_filename
```

Sets the name of your backup file (if you choose to do\_backup\_on\_convert).

### **Supported Families**

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

#### **Example**

Open project.prj from the c:/netlists/test directory.

```
open_project c:/netlists/test/project.prj
```

#### See Also

close\_project
new\_project
save\_project

**Project Manager Tcl Command Reference** 

# organize\_cdbs

Tcl command; enables you to organize the CDB files in your project.

```
organize_cdbs -file name -module name
```



### **Arguments**

-file *name* 

Specifies the name of the CDB file you intend to organize.

-module *name* 

Identifies the name of the module to which you wish to add the CDB file.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

Adds the file design2.cdb to the module design\_test.

organize\_cdbs -file design2.cdb -module design\_test

#### See Also

Project Manager Tcl Command Reference

# organize\_constraints

Tcl command; organizes the constraint files in your project.

```
-organize_constraints
[-file name]*
[-mode value]
-designer_view name
-module value
-tool value
```

#### **Arguments**

-file name

Specifies the name of the file to which you want to associate your stimulus files.

-mode *value* 

Specifies whether you are creating a new stimulus association, adding, or removing; possible values are:

Value	Description
new	Creates a new stimulus file association
add	Adds a stimulus file to an existing association
remove	Removes an stimulus file association

-designer\_view name

Sets the name of the Designer View in which you wish to add the constraint file, where name is the name of the view (such as impl1).

-module value

Sets the module, where value is the name of the module.

-tool value

Identifies the intended use for the file, possible values are:



Value	Description
synthesis	File to be used for synthesis
designer	File to be used in Designer
phsynth	File to be used in physical synthesis

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

The example adds the constraint file delta.vhd in the Designer View impl2 for the Designer tool.

 $-organize\_constraints \ -file \ delta.vhd \ -mode \ new \ -designer\_view \ impl2 \ -module \ constraint \ -tool \ designer \\$ 

#### See Also

Project Manager Tcl Command Reference

# organize\_sources

Tcl command; organizes the source files in your project.

### **Arguments**

```
-organize_sources
[-file name]*
[-mode value]
-module value
-tool value
[-use_default value]
```

#### **Arguments**

-file *name* 

Specifies the name of the file to which you want to associate your stimulus files.

-mode value

Specifies whether you are creating a new stimulus association, adding, or removing; possible values are:

Value	Description
new	Creates a new stimulus file association
add	Adds a stimulus file to an existing association
remove	Removes an stimulus file association

-module *value* 

Sets the module, where value is the name of the module.

-tool *value* 

Identifies the intended use for the file, possible values are:



Value	Description
synthesis	File to be used for synthesis
simulation	File to be used for simulation

```
-use_default value
```

Uses the default values for synthesis or simulation; possible values are:

Value	Description
TRUE	Uses default values for synthesis or simulation.
FALSE	Uses user-defined values for synthesis or simulation

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

The example organizes a new stimulus file 'stim.vhd' using default settings.

 $-{\tt organize\_sources} \ -{\tt file} \ {\tt stim.vhd} \ -{\tt mode} \ {\tt new} \ -{\tt module} \ {\tt stimulus} \ -{\tt tool} \ {\tt synthesis} \ -{\tt use\_default} \ {\tt TRUE}$ 

#### See Also

Project Manager Tcl Command Reference

# organize\_tool\_files (SmartFusion, IGLOO, ProASIC3, Fusion, SmartFusion2, IGLOO2, RTG4)

This Tcl command is used to specify specific constraint files to be passed to and used by a Libero tool.

```
organize_tool_files \
-tool {tool_name}
-params {tool parameters}
-file {<absolute or relative path to constraint file>} \
-module {$design::work} \
-input_type {value}
```

#### **Arguments**

```
-tool {<tool_name>}
```

Specifies the name of the tool files you want to organize. Valid values are:

```
SYNTHESIZE | PLACEROUTE | SIM_PRESYNTH | SIM_POSTSYNTH | SIM_POSTLAYOUT | VERIFYTIMING
```

```
-file {<absolute or relative path to constraint file>}
```

Specifies the absolute or relative path to the constraint file; there may be multiple <code>-file</code> arguments (see example below).

```
-module {<design::work>}
```



```
Module definition, format is <$design:work>.
-input_type {<constraint>}

Specifies type of input file. Possible values are: constraint | source | simulation | stimulus | unknown
```

#### **Supported Families**

SmartFusion, IGLOO, ProASIC3, Fusion, SmartFusion2, IGLOO2, RTG4

#### **Example**

The following command organizes the test\_derived.sdc and user.sdc files of SDC file type for the tool VERIFYTIMING for the sd1: work design.

```
organize_tool_files \
  -tool {VERIFYTIMING} \
  -file {D:/Designs/my_proj/constraints/test_derived.sdc} \
  -file {D:/Designs/my_proj/constraints/user.sdc} \
  -module {sdl::work} \
  -input_type {constraint}
```

# project\_settings

This Tcl command modifies project flow settings for your Libero SoC project.

```
project_settings [-hdl "VHDL / VERILOG"]\
[-verilog_mode {VERILOG_2K | SYSTEM_VERILOG}] \
[-vhdl_mode {VHDL_2008 | VHDL_93}]\
[-auto_update_modelsim_ini "TRUE | FALSE"]\
[-auto_update_viewdraw_ini "TRUE | FALSE"]\
[-block_mode "TRUE | FALSE"]\
[-vm_netlist_flow "TRUE | FALSE | 1 | 0"]\
[-auto_generate_synth_hdl "TRUE | FALSE"]\
[-auto_run_drc "TRUE | FALSE"]\
[-auto_generate_viewdraw_hdl "TRUE | FALSE" \
[-auto_file_detection "TRUE | FALSE"]\
[-standalone_peripheral_initialization "1 / 0"]\
[-instantiate_in_smartdesign "1 | 0"]
[-enable_design_separation "1 | 0"]\
[-enable_set_mitigation "1 / 0"]\
[-display_fanout_limit {integer}]
```

#### **Arguments**

```
-hdl "VHDL | VERILOG"

Sets your project HDL type.

-verilog_mode {VERILOG_2K | SYSTEM_VERILOG}

Sets the Verilog standard to Verilog-2001 or System Verilog.

-vhdl_mode {VHDL_2008 | VHDL_93}

Sets the VHDL standard to VHDL-2008 or VHDL-1993.

-auto_update_modelsim_ini "TRUE | FALSE"

Sets your auto-update modelsim.ini file option. TRUE updates the file automatically.

-auto_update_viewdraw_ini "TRUE | FALSE"

Sets your auto-update viewdraw.ini file option. TRUE updates the file automatically.

-block_mode "TRUE | FALSE"

Puts the Project Manager in Block mode, enables you to create blocks in your project.

-vm_netlist_flow "TRUE | FALSE | 1 | 0" (SmartFusion 2 and IGLOO 2 only)
```



Sets to TRUE to generate Verilog netlist from Synthesis. Default is FALSE.

```
-auto_generate_synth_hdl "TRUE | FALSE"
```

Auto-generates your HDL file after synthesis (when set to TRUE).

```
-auto_run_drc "TRUE | FALSE"
```

Auto-runs the design rule check immediately after synthesis (when set to TRUE).

```
-auto_generate_viewdraw_hdl "TRUE | FALSE"
```

Auto-generates your HDL netlist after a Save & Check in ViewDraw (when set to TRUE).

```
-auto_file_detection "TRUE | FALSE"
```

Automatically detects when new files have been added to the Libero SoC project folder (when set to TRUE).

```
-standalone_peripheral_initialization "1 | 0"
```

When set to 1, this option instructs System Builder not to build the initialization circuitry for your Peripherals. Set this option to 1 if you want to build your own peripheral initialization logic in SmartDesign to initialize each of the peripherals (MDDR/FDDR/SERDES) independently.

```
-instantiate_in_smartdesign "1 | 0"
```

Enter "1" to enable or "0" (default) to disable Instantiate SystemBuilder/MSS components in a Smart Design. When set to "1", a System Builder or MSS component is auto-instantiated in a SmartDesign component upon creation. The default is 1.

```
-enable_design_separation "1 | 0"
```

Set it to "1" if your design is for security and safety critical applications and you want to make your design's individual subsystems (design blocks) separate and independent (in terms of physical layout and programming) to meet your design separation requirements. When set to "1", Libero generates a parameter file (MSVT.param) that details design blocks present in the design and the number of signals entering and leaving a design block. Microsemi provides a separate tool, known as Microsemi Separation Verification Tool (MSVT), which checks the final design place and route result against the MSVT.param file and determines whether the design separation meets your requirements.

```
-enable_set_mitigation "1 / 0"
```

This option controls the mitigation of Single Event Transient (SET) in the FPGA fabric. When set to 1, the SET filters are turned on globally to help mitigate radiation-induced transients. The default is "0". This option is available for RTG4 devices only.

```
-display_fanout_limit {integer}
```

Use this option to set the limit of high fanout nets to be displayed; the default value is 10. This means the top 10 nets with the highest fanout will appear in the <root>\_compile\_netlist.log file.

### Supported Families

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

#### **Example**

The following example sets your project to VHDL, disables the auto-update of the ModelSim INI or ViewDraw INI files, enables the auto-generation of HDL after synthesis, enables auto-detection for files, sets the display of high fanout nets to the top 12 high fanout nets, enables SET filters to mitigate radiation-induced transients, and enables design separation methodology for the design.

```
project_settings -hdl "VHDL" \
   -auto_update_modelsim_ini "FALSE" \
   -auto_update_viewdraw_ini "FALSE"\
   -block_mode "FALSE" -auto_generate_synth_hdl "TRUE"\
   -auto_file_detection "TRUE"\
   -display_fanout_limit {12}\
   -enable_set_mitigation {1}\
   -enable_design_separation {1}
```



#### See Also

Project Manager Tcl Command Reference

# refresh

Tcl command; refreshes your project, updates the view and checks for updated links and files.

refresh .

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

refresh

#### See Also

Project Manager Tcl Command Reference

#### remove\_core

Tcl command; removes a core from your project.

```
remove_core -name core_name
```

### **Arguments**

-name core\_name

Name of the core you want to remove.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

Remove the core ip-beta2:

remove\_core -name ip-beta2.ccz

#### See Also

Project Manager Tcl Command Reference

# remove\_library

Tcl command; removes a VHDL library from your project.

```
remove_library
-library name
```

#### **Arguments**

```
-library name
```

Specifies the name of the library you wish to remove.



### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

```
Remove (delete) a library called 'my_lib'. remove_library -library my_lib
```

#### See Also

Project Manager Tcl Command Reference

```
add_library
rename_library
```

# remove\_profile

Tcl command; deletes a tool profile.

```
remove_profile -name profilename
```

#### **Arguments**

-name profilename

Specifies the name of the profile you wish to delete.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

The following command deletes the profile 'custom1':

```
remove_profile -name custom1
```

#### See Also

**Project Manager Tcl Command Reference** 

# rename\_library

Tcl command; renames a VHDL library in your project.

```
rename_library
-library name
-name name
```

#### **Arguments**

```
-library name
```

Identifies the current name of the library that you wish to rename.

```
-name name
```

Specifies the new name of the library.

# **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.



#### **Example**

```
Rename a library from 'my_lib' to 'test_lib1'
rename_library -library my_lib -name test_lib1
```

#### See Also

Project Manager Tcl Command Reference

```
add_library
remove_library
```

# run\_simulation

Tcl command; runs simulation on your project with your default simulation tool and creates a logfile.

```
run_simulation [-logfile "name"] [-wlf "name"] [-dofile "name"] [-refresh_lib "value"] [-
state "value"]
```

### **Arguments**

```
-logfile "name"
```

Name of your simulation logfile.

```
-wlf "name"
```

Name of WLF file you wish to use; this command and the -dofile command are exclusive.

```
-dofile "name"
```

Name of DO file you wish to use; this command and the -wlf command are exclusive.

```
-refresh_lib "value"
```

Sets your library refresh option using one of the following values:

Value	Description
TRUE	Refreshes your simulation library
FALSE	Does not refresh your simulation library

```
-state "value"
```

Identifies which simulation you want to perform.

Value	Description
Pre_Synthesis	Runs pre-synthesis simulation
Post_Synthesis	Runs post-synthesis simulation
Post_Phy_Synthesis	Runs post-synthesis physical simulation
Post_Layout	Runs post-layout simulation

# **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.



#### **Example**

The following command runs post-layout simulation on your project using the DO file 'myfile.do', does not refresh the simulation library, and creates the logfile 'mylog.log':

```
run_simulation -logfile "Mylog.log" -dofile "Myfile.do" -refresh_lib "TRUE" -state
"Post_Layout"
```

#### See Also

#### Project Manager Tcl Command Reference

run\_synthesis

# run\_synthesis

Tcl command; runs synthesis on your project and creates a logfile.

```
run_synthesis [-logfile "name"] [-target "target file name"]
```

### **Arguments**

```
-logfile "name"
```

Name of your synthesis logfile.

```
-target "target file name"
```

Name of your synthesis target file.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

Run synthesis on your project and create the logfile 'mysynlogfile', and creates the target file 'targfile'.

```
run_synthesis [-logfile "mysynlogfile"] [-target "targfile"]
```

#### See Also

#### Project Manager Tcl Command Reference

run\_simulation

# save\_project\_as

Tcl command; the save\_project\_as command saves the current project in Libero SoC with a different name and in a specified directory. You must specify a location with the -location parameter.

```
save_project_as
-name project_name
-location project_location
-files value
-designer_views value
-replace_links value
```

### **Arguments**

```
-name project_name
```

Specifies the name of your new project.

```
-location project_location
```



Must include the complete path of the PRJ file. If you do not provide the full path, Libero SoC infers that you want to save the project to your current working directory. This is a required parameter.

-files value

Specifies the files you want to copy into your new project.

Value	Description	
all	Copies all your files into your new project	
project	Copies only your Libero SoC project files into your new project	
source	Copies only the source files into your new project	
none	Copies none of the files into your new project; useful if you wish to manually copy only specific project files	

-designer\_views value

Specifies the Designer views you wish to copy into your new project.

Value	Description	
all	Copies all your Designer views into your new project	
current	Copies only your current Designer fiew files into your new project	
none	Copies none of your views into your new project	

 $\verb|-replace_links| \textit{value}$ 

Specifies whether or not you want to update your file links in your new project.

Value	Description	
true	Replaces (updates) the file links in your project during your save	
false	Saves your project without updating the file links	

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

Saves your current Libero SoC project as mydesign.prj in the c:/netlists/testprj/mydesign directory:  $\frac{1}{2} \left( \frac{1}{2} \right) = \frac{1}{2} \left( \frac{1}{2} \right) \left( \frac{1$ 

save\_project\_as -location c:/netlists/testprj/mydesign -name mydesign.prj

## **See Also**

new\_project
open\_project
save\_project

Project Manager Tcl Command Reference



# save\_log

Tcl command; saves your Libero SoC log file.

```
save_log -file value
```

#### **Arguments**

-file value

Value is your name for the new log file.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

Save the log file file\_log. save\_log -file file\_log

#### See Also

close\_project
new\_project

Project Manager Tcl Command Reference

# save\_project

Tcl command; the save\_project command saves the current project in Libero SoC.

save\_project

#### **Arguments**

None

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

Saves the project in your current working directory:

save\_project

#### **See Also**

new\_project
open\_project

Project Manager Tcl Command Reference

# select\_profile

Tcl command; selects a profile to use in your project.

```
select_profile -name profilename
```



#### **Arguments**

-name profilename

Specifies the name of the profile you wish to use.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

# **Example**

The following command selects the profile 'custom1':

select\_profile -name custom1

#### See Also

Project Manager Tcl Command Reference

# set\_actel\_lib\_options

Tcl command; the set\_actel\_lib\_options command sets your simulation library to default, or to another library (when you specify a path.

set\_actel\_lib\_options -use\_default\_sim\_path value -sim\_path {path}

### **Arguments**

-use\_default\_sim\_path value

Possible values are:

Value	Description
TRUE	Uses the default simulation library.
FALSE	Disables the default simulation library; enables you to specify a different simulation library with the -sim_path {path} option.

```
-sim_path {path}
```

Specifies the path to your simulation library.

# **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

Uses a simulation library in the directory c:\sim\_lib\test.

```
set_actel_lib_options -use_default_sim_path FALSE -sim_path {c:\sim_lib\test}
```

#### See Also

Project Manager Tcl Command Reference

# set\_device (Project Manager)

Tcl command; sets your device family, die, and package in the Project Manager.



set\_device [-family family] [-die die] [-package package].[-speed speed\_grade] [-adv\_options
value]

# **Arguments**

-family family

Sets device family.

-die *die* 

Sets device die.

-package package

Sets device package.

-speed speed\_grade

Sets device speed grade.

-adv\_options value

Sets your advanced options, such as temperature and voltage settings.

Value	Description
IO_DEFT_STD:LVTTL	Sets your I/O default value to LVTTL
TEMPR:COM	Sets your default temperature range; can be COM (Commercial), MIL (Military) or IND (industrial).
VCCI_1.5_VOLTR:COM	Sets VCCI to 1.5 and voltage range to Commercial
VCCI_1.8_VOLTR:COM	Sets VCCI to 1.8 and voltage range to Commercial
VCCI_2.5_VOLTR:COM	Sets VCCI to 2.5 and voltage range to Commercial
VCCI_3.3_VOLTR:COM	Sets VCCI to 3.3 and voltage range to Commercial
VOLTR:COM	Sets your voltage range; can be COM (Commercial), MIL (Military) or IND (industrial).
RAD_EXPOSURE:100	(RTG4 only) Specifies the radiation exposure in Krad. Valid range is 0 to 300.

# **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

Set your device to Fusion, your die to AFS600, and your package to 484 FBGA set\_device [-family fusion] [-die afs600] [-package "484 FBGA"]

#### See Also

Project Manager Tcl Command Reference

# set\_modelsim\_options

Tcl command; sets your Model Sim simulation options.



```
set_modelsim_options
[-use_automatic_do_file value]
[-user_do_file {path}]
[-sim_runtime {value}]
[-tb_module_name {value}]
[-tb_top_level_name {value}]
[-include_do_file value
[-included_do_file {value}]
[-type {value}]
[-resolution {value}]
[-add_vsim_options {value}]
[-display_dut_wave value]
[-log_all_signals value]
[-do_file_args value]
[-dump_vcd "TRUE | FALSE"]
[-vcd_file "VCD file name"]
```

### **Arguments**

-use\_automatic\_do\_file value

Uses an automatic.do file in your project. Possible values are:

Value	Description	
TRUE	Uses the default automatic.do file in your project.	
FALSE	Uses a different *.do file; use the other simulation options to specify it.	

```
-user_do_file {path}
```

Specifies the location of your user-defined \*.do file.

```
-sim_runtime {value}
```

Sets your simulation runtime. Value is the number and unit of time, such as {1000ns}.

```
-tb_module_name {value}
```

Specifies your testbench module name, where value is the name.

```
-tb_top_level_name {value}
```

Sets the top-level instance name in the testbench, where value is the name.

```
-include_do_file value
```

Includes a \*.do file; possible values are:

Value	Description
TRUE	Includes the *.do file.
FALSE	Does not include the *.do file

```
-included_do_file {value}
```

Specifies the path of the included \*.do file, where value is the name of the file.

```
-type {value}
```

Resolution type; possible values are:

Value	Description
min	Minimum



Value	Description
typ	Typical
max	Maximum

-resolution {value}

Sets your resolution value, such as {1ps}.

-add\_vsim\_options {value}

Adds more Vsim options, where value specifies the option(s).

-display\_dut\_wave value

Enables ModelSim to display signals for the tested design; possible values are:

Value	Description	
0	Displays the signal for the top_level_testbench	
1	Enables ModelSim to display the signals for the tested design	

-log\_all\_signals value

Enables you to log all your signals during simulation; possible values are:

Value	Description
TRUE	Logs all signals
FALSE	Does not log all signals

-do\_file\_args value

Specifies \*.do file command parameters.

-dump\_vcd value

Dumps the VCD file when simulation is complete; possible values are:

Value	Description
TRUE	Dumps the VCD file
FALSE	Does not dump the VCD file

-vcd\_file {value}

Specifies the name of the dumped VCD file, where value is the name of the file.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

Sets ModelSim options to use the automatic \*.do file, sets simulation runtime to 1000ns, sets the testbench module name to "testbench", sets the testbench top level to <top>\_0, sets simulation type to "max", resolution to 1ps, adds no vsim options, does not log signals, adds no additional DO file arguments, dumps the VCD file with a name power.vcd.



```
set_modelsim_options -use_automatic_do_file 1 -sim_runtime {1000ns} -tb_module_name
{testbench} -tb_top_level_name {<top>_0} -include_do_file 0 -type {max} -resolution
{1ps} -add_vsim_options {} -display_dut_wave 0 -log_all_signals 0 -do_file_args {} -
dump_vcd 0 -vcd_file {power.vcd}
```

#### See Also

Project Manager Tcl Command Reference

# set\_option

Tcl command; sets your synthesis and FPGA Hardware Breakpoint Auto Instantiation options on a module.

```
set_option [-synth "TRUE | FALSE"] [-fhb "TRUE | FALSE"] [-module_name"]
```

# **Arguments**

```
-synth "TRUE | FALSE"
Runs synthesis (for a value of TRUE).
-fhb "TRUE | FALSE"
Enable/disable FPGA Hardware Breakpoint Auto Instantiation.
-module module_name
Identifies the module on which you will run synthesis.
```

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

Run synthesis on the module test1.vhd:

```
set_option [-synth TRUE] [-module <module_name>]
```

#### See Also

**Project Manager Tcl Command Reference** 

# set\_user\_lib\_options

Tcl command; sets your user library options during simulation. If you do not use a custom library these options are not available.

```
set_user_lib_options
-name {value}
-path {path}
-option {value}
```

#### **Arguments**

```
-name {value}
Sets the name of your user library.
-path {path}
Sets the pathname of your user library.
-option {value}
Sets your default compile options on your user library; possible values are:
```



Value	Description
do_not_compile	User library is not compiled
refresh	User library is refreshed
compile	User library is compiled
recompile	User library is recompiled
refresh_and_compile	User library is refreshed and compiled

### **Supported Familes**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

The example below sets the name for the user library to "test1", the path to c:/msemi\_des\_files/libraries/test1, and the compile option to "do not compile".

 $\label{libraries} $$ \sec_user_lib_options -name {test1} -path {c:/msemi_des_files/libraries/test1} -option {do_not_compile} $$$ 

#### See Also

Project Manager Tcl Command Reference

#### set root

Tcl command; sets the module you specify as the root.

set\_root module\_name

#### **Arguments**

set\_root module\_name

Specifies the name the module you want to set as root.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

Set the module mux8 as root:

set\_root mux8

### **See Also**

Project Manager Tcl Command Reference

# unlink

Tcl command; removes a link to a file in your project.



```
unlink -file filename [-local local_filename]
```

#### **Arguments**

-file filename

Name of the linked (remote) file you want to unlink.

-local local\_filename

Name of the local file that you want to unlink.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

Unlink the file hdl1.vhd from my local file test.vhd unlink -file hdl1.vhd [-local test.vhd]

#### See Also

Project Manager Tcl Command Reference

# use\_file

Tcl command; specifies which file in your project to use.

```
use_file
-file value
-module value
-designer_view value
```

#### **Arguments**

-filevalue

Specifies the EDIF or ADB file you wish to use in the project. Value is the name of the file you wish use (including the full pathname).

-module *value* 

Specifies the module in which you want to use the file.

-designer\_view value

Specifies the Designer View in which you wish to use the file.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

Specify file1.edn in the ./project/synthesis directory, in the module named top, in the Designer View named impl1.

```
use_file -file "./project/synthesis/file1.edn" -module "top" -designer_view "Impl1"
```

#### See Also

use\_source\_file

Project Manager Tcl Command Reference



# use\_source\_file

Tcl command; defines a module for your project.

```
use_source_file
-file value
-module value
```

### **Arguments**

-file value

Specifies the Verilog or VHDL file. Value is the name of the file you wish use (including the full pathname). -module *value* 

Specifies the module in which you want to use the file.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

Specify file1.vhd in the ./project/hdl directory, in the module named top.

use\_source\_file -file "./project/hdl/file1.vhd" -module "top"

#### See Also

use\_file

Project Manager Tcl Command Reference

# check\_fdc\_constraints

This Tcl command checks FDC constraints files associated with the Synthesis tool. This command is for the Enhanced Constraint Flow only.

```
check_fdc_constraints -tool {synthesis}
```

#### **Arguments**

-tool {synthesis}

# **Supported Families**

SmartFusion2, IGLOO2, RTG4

#### **Example**

check\_fdc\_constraints -tool {synthesis}

#### **Return Value**

This command returns "0" on success and "1" on failure.

# check\_ndc\_constraints

This Tcl command checks NDC constraints files associated with the Synthesis tool (for the Enhanced Constraint Flow only). NDC constraints are used to optimize the post-synthesis netlist with the Libero SoC Compile engine.



```
check_ndc_constraints -tool {synthesis}
```

#### **Arguments**

-tool (synthesis)

#### **Supported Families**

SmartFusion2, IGLOO2, RTG4

#### **Example**

check\_ndc\_constraints -tool {synthesis}

#### See Also

set\_ioff

# check\_pdc\_constraints

This Tcl command checks PDC constraints files associated with the Libero Place and Route tool. This command is for the Enhanced Constraint Flow only.

```
check_pdc_constraints -tool {designer}
```

#### **Arguments**

-tool {designer}

### **Supported Families**

SmartFusion2, IGLOO2, RTG4

#### **Example**

check\_pdc\_constraints -tool {designer}

#### **Return Value**

This command returns "0" on success and "1" on failure.

# check\_sdc\_constraints

This Tcl command checks SDC constraints files associated with the Libero tools: designer, synthesis, or timing. This command is for the Enhanced Constraint Flow only.

```
check_sdc_constraints -tool {tool_name}
```

#### **Arguments**

-tool {synthesis|designer|timing}

### **Supported Families**

SmartFusion2, IGLOO2, RTG4

#### **Example**

This command checks the SDC constraint files associated with Timing Verifcation.



```
check_sdc_constraints -tool {timing}
```

This command checks the SDC constraint files associated with Place and Route.

```
check_sdc_constraints -tool {designer}
```

This command checks the SDC constraint files associated with Synthesis.

```
check_sdc_constraints -tool {synthesis}
```

#### **Return Value**

The command returns "0" on success and "1" on failure.

# configure\_tool (SmartFusion2, IGLOO2, RTG4)

configure\_tool is a general-purpose Tcl command that is used to set the parameters for any tool called by Libero for the SmartFusion2, IGLOO2, RTG4 families. The command requires the name of the tool and one or more parameters in the format <code>tool\_parameter:value</code>. These parameters are separated and passed to the tool to set up its run.

```
configure_tool
-name {<tool_name>} # Each tool_name has its own set of parameters
-params {<parameter>:<value>} # List of parameters and values

tool_name ::= COMPILE | CONFIGURE_PROG_OPTIONS | CONFIGURE_PROG_OPTIONS_RTG4 |
SYNTHESIZE | PLACEROUTE | GENERATEPROGRAMMINGDATA | GENERATEPROGRAMMINGFILE |
PROGRAMDEVICE | PROGRAM_OPTIONS | PROGRAMMER_INFO | IO_PROGRAM_STATE | SPM | FLASH_FREEZE
| PROGRAM_RECOVERY | USER_PROG_DATA | VERIFYTIMING | INIT_LOCK
```

#### Supported tool\_names

The following table lists the supported tool\_names.

tool_name	Parameter (-params)	Description
COMPILE	See the topic for parameter names and values.	See the topic for description.
CONFIGURE_PROG_OPTIONS	See the topic for parameter names and values.	See the topic for description.
CONFIGURE_PROG_OPTIONS_RTG4	See the topic for parameter names and values.	See the topic for description.
SYNTHESIZE	See the topic for parameter names and values.	See the topic for description.
PLACEROUTE	See the topic for parameter names and values.	See the topic for description.
<u>GENERATEPROGRAMMINGDATA</u>	See the topic for parameter names and values.	See the topic for description.
	See the topic for parameter names and values.	See the topic for description.
"GENERATEPROGRAMMINGFILE (SmartFusion2, IGLOO2, and RTG4)" on page Error! Bookmark not defined.	See the topic for parameter names and values.	See the topic for description.



tool_name	Parameter (-params)	Description
PROGRAMDEVICE	See the topic for parameter names and values.	See the topic for description.
PROGRAM_OPTIONS	See the topic for parameter names and values.	See the topic for description.
PROGRAMMER INFO	See the topic for parameter names and values.	See the topic for description.
IO PROGRAMMING STATE	See the topic for parameter names and values.	See the topic for description.
<u>SPM</u>	See the topic for parameter names and values.	See the topic for description.
FLASH FREEZE	See the topic for parameter names and values.	See the topic for description.
PROGRAM RECOVERY	See the topic for parameter names and values.	See the topic for description.
USER_PROG_DATA	See the topic for parameter names and values.	See the topic for description.
VERIFYTIMING	See the topic for parameter names and values.	See the topic for description.
INIT_LOCK	See the topic for parameter names and values.	See the topic for description.

See the SmartFusion2, IGLOO2, and RTG4 Tcl for SoC document for the full list of parameters and values.

# **Example**

```
configure_tool -name {COMPILE} \
    -params { DISPLAY_FANOUT_LIMIT:10}\
    -params {MERGE_SDC:true}
configure_tool -name {SYNTHESIZE} -params {LANGUAGE_VHDL_2008:true}
configure_tool -name {PLACEROUTE} -params {PDPR:false} -params \
    {TDPR:true} -{EFFORT_LEVEL:false} -params {INCRPLACEANDROUTE:false}
For example, the command:
configure_tool \
    -name {COMPILE} -params {DISPLAY_FANOUT_LIMIT:10} \
    -params {MERGE_SDC:true}
```

sets the COMPILE command options DISPLAY\_FANOUT\_LIMIT to 10 and MERGE\_SDC to true.

There are alternative ways to write these commands to fit your coding style, as shown in the following examples.

#### Method 1 - single line

```
configure_tool -name {COMPILE} -params {DISPLAY_FANOUT_LIMIT:10} -params {MERGE SDC:true}

Method 2 - one statement, multiple lines
configure_tool \
    -name {COMPILE} \
```



```
-params {DISPLAY_FANOUT_LIMIT:10} \
    -params {MERGE_SDC:true}

Method 3 - multiple statements
    configure_tool -name {COMPILE} -params {DISPLAY_FANOUT_LIMIT:10}
    configure_tool -name {COMPILE} -params {MERGE_SDC:true}
```

#### See Also

Project Manager Tcl Command Reference

Tcl documentation conventions

# export\_ba\_files (SmartFusion2, IGLOO2, RTG4)

Tcl command to export the backannotated files. The backannotated files are <design\_name>\_ba.v (Verilog backannotated netlist) or <design\_name>\_ba.vhd (VHDL backannotated netlist) and <design\_name>\_ba.sdf (Standard Delay Format) timing file. These files are passed to the default simulator for postlayout simulation.

```
export_ba_files
-export_dir {absolute path to folder location}
-export_file_name {name of file}
-vhdl {value}
-min_delay {value}
```

#### **Arguments**

```
-export_dir {absolute path to directory/folder location}
Folder/directory location.
-export_file_name {name of file}
File name to generate the files. If not specified, it takes <design_name> as the default.
-vhdl {value}
Generates the <design_name>_ba.v and <design_name>_ba.sdf when set to 0 and <design_name>_ba.vhd and <design_name>_ba.sdf when set to 1. Default is 0.
-min_delay {value}
Set to 1 to export enhanced min delays to include your best-case timing results in your Back Annotated file.
```

#### Returns

Returns 0 on success, 1 on failure.

Default is 0.

# **Supported Families**

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

```
export_ba_files\
  -export_dir {E:\designs\export\sdl}\
  -export_file_name {test}\
  -vhdl 0\
  -min_delay 1
```



# export\_bitstream\_file (SmartFusion2, IGLOO2, RTG4)

Configures the parameters for the bitstream to be exported from Libero.

Note: RTG4 devices do not support the security, SPI directory, or serialization options that SmartFusion2 and IGLOO2 devices support. The RTG4 command includes only the -file\_name, -export\_dir, and -format parameters; these parameters are the same as the parameters for SmartFusion2 and IGLOO2. The RTG4 command also includes the -force\_rtg4\_otp parameter.

```
export_bitstream_file
[-file_name file]
[-export_dir dir]
[-format STP | DAT | SPI]
[-force_rtg4_otp 0 / 1]
[-master_file 0 / 1]
[-master_file_components SECURITY | FABRIC | ENVM ]
[-encrypted_uek1_file 1 / 0]
[-encrypted_uek1_file_components FABRIC | ENVM ]
[-encrypted_uek2_file 1 | 0]
[-encrypted_uek2_file_components FABRIC | ENVM ]
[-trusted_facility_file 1 / 0]
[-trusted_facility_file_components FABRIC | ENVM ]
[-add_golden_image 1 | 0]
[-golden_image_address golden_image_address]
[-golden_image_design_version golden_image_design_version]
[-add_update_image 1 / 0]
[-update_image_address update_image_address]
[-update_image_design_version update_image_design_version]
[-serialization_stapl_type SINGLE | MULTIPLE]
[-serialization_target_solution Flashpro_3_4_5 | generic_STAPL_player]
```

### **Arguments**

```
-file_name file
```

The name of the file. File name must start with design name. If omitted, design name will be used.

```
-export_dir dir
```

Location where the bitstream file will be exported. If omitted, design export folder will be used.

```
-format STP | DAT | SPI
```

Specifies the bitstream file formats to be exported. Space is used as a delimiter. If omitted, STP file will be exported.

```
-force_rtg4_otp \it{0} / \it{1}
```

Enforces the use of One-time programming (OTP).

#### Security-related options:

Note: One of the bitstream files must be set to "1". 1 indicates that this particular file type will be imported; 0 indicates that it will not be exported. For example, if trusted\_facility\_file is set to 1, all other file types must be set to 0.

Or, if trusted\_facility\_file is set to 0, a combination of master\_file and euk1\_file and euk2\_file can be set to 1. In this case, master\_file must be set to 1.

Bitstream encryption with default key (default security):

```
-trusted_facility_file 1 / 0
```

Specifies the bitstream file to be exported.

```
-trusted_facility_file_components FABRIC | ENVM
```

Specifies the components of the design that will be saved to the bitstream file. The value can be any one or both of FABRIC and ENVM.

Custom security options:

```
-master_file 0 / 1
```



Specifies the bitstream files to be exported. Depends on the selected security.

Note: If -master\_file is 1, SECURITY must be selected.

```
-master_file_components SECURITY | FABRIC | ENVM
```

Specifies the components in the design that will be saved to the bitstream file. The value can be any one or any combination of SECURITY, FABRIC, ENVM .

```
-encrypted_uekl_file 0 / 1
-encrypted_uekl_file_components FABRIC / ENVM
```

Specifies the components of the design that will be saved to uek1 bitstream. The value can be any one or both of FABRIC and ENVM .

```
-encrypted_uek2_file 0 | 1
-encrypted_uek2_file_components FABRIC | ENVM
```

Specifies the components of the design that will be saved to uek2 bitstream. The value can be any one or both of FABRIC and ENVM .

Bitstream file to be exported and the components of the design that will be saved to the bitstream file are required.

#### SPI-related options:

```
-add_golden_image 1 | 0
```

To enable/disable golden SPI image in SPI directory.

```
-golden_image_address
```

Hexadecimal address for golden image.

```
-golden_image_design_version
```

Decimal value for golden image design version.

```
-add_update_image 1 / 0
```

To enable/disable update SPI image.

```
-update_image_address
```

Hexadecimal value for update image address.

```
-update_image_design_version
```

Decimal value for update image design version.

SPI-related options are optional.

#### Serialization options:

```
-serialization_stapl_type
```

Serialization stapl file type either single or multiple.

```
-serialization_target_solution
```

Target programming hardware – Flashpro\_3\_4\_5 or generic\_STAPL\_player.

Serialization options are optional.

**Note**: A TCL script file exported from Libero will include all command options. You can modify options you need and remove options you do not need.

# **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

Export a bitstream file:

#### Export bitstream file for design with default security

```
export_bitstream_file \
  -trusted_facility_file 1
  -trusted_facility_file_components {FABRIC}
```



#### Export bitstream file for design with custom security options

Export bitstream to master file with FABRIC component.

```
export_bitstream_file \
  -master_file 1 \
  -master_file_components {FABRIC }
```

Export bitstreams to master and uek1 encrypted files. Master file to include security and fabric components, uek1 encrypted file to include FABRIC.

```
export_bitstream_file\
  -file_name {iaptcl1}\
  -format {STP}\
  -master_file 1\
  -master_file_components {SECURITY FABRIC}\
  -encrypted_uekl_file 1\
  -encrypted_uekl_file_components {FABRIC}\
  -encrypted_uek2_file_components { } \
  -encrypted_uek2_file_components { } \
```

#### **Export SPI directory for programming recovery**

```
export_bitstream_file \
  -add_golden_image 1 \
  -golden_image_address {1111} \
  -golden_image_design_version {1} \
  -add_update_image 1 \
  -update_image_address {1211} \
  -update_image_design_version {1} \
```

#### Export bitstream file for design with MSS/serialization clients

```
export_bitstream_file \
  -file_name {mssl} \
  -format {STP} \
  -trusted_facility_file 1 \
  -trusted_facility_file_components {FABRIC ENVM} \
  -serialization_stapl_type {SINGLE} \
  -serialization_target_solution {FLASHPRO_3_4_5}
```

#### **Export bitstream file for RTG4**

```
export_bitstream_file \
  -file_name {sdl} \
  -export_dir {D:\sd_prj\jade_rtg4\designer\sd1\export} \
  -format {STP}
```

# export\_bsdl\_file (SmartFusion2, IGLOO2, RTG4)

Tcl command to export the BSDL to a specified file. The exported file has a \*.bsd file name extension.

```
export_bsdl_file
-file {absolute path and name of BSDL file}
```

#### **Arguments**

```
-file {absolute path and name of BSDL file}
Specifies the *.bsd file.
```



#### Returns

Returns 0 on success, 1 on failure.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

```
export_bsdl_file\
  -file {E:/designs/export/sdl.bsd}
```

# export\_firmware (SmartFusion2, IGLOO2, RTG4)

This Tcl command exports design firmware configuration data, which consists of:

- Component configuration for MSS/HPMS, FDDR and SERDES blocks instantiating your design
- Compatible firmware drivers for your peripherals

It also creates a workspace and project specific to the IDE tool of your choice (SoftConsole, Keil or IAR).

To open your exported firmware projects you must invoke the third-party development tool (SoftConsole, Keil or IAR ) outside Libero SoC.

If you make any changes to your design, you must re-export firmware.

```
export_firmware
-export_dir {D:\Designs\software_drivers}
-create_project {0|1}
-software_ide {SoftConsole|Keil|IAR}
```

#### **Arguments**

```
-export_dir {absolute or relative path of the folder location} Specifies the path and name of folder for the exported firmware. -create_project \{0/1\} Generates the workspace and project for the specified IDE tool. Default is 0. -software_ide {IDE_toolname} Specifies one of three IDE tool name: SoftConsole | IAR | Keil.
```

If you use -create\_project parameter and -software\_ide parameter at the same time, Libero exports the workspace and project for that Software IDE tool to the <code>export\_path/{SoftConsole/Keil/IAR}</code> folder.

#### **Returns**

Returns 0 on success, 1 on failure.

# **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

```
export_firmware \
  -export_dir {D:\Designs\software_drivers} \
  -create_project {1} \
  -software_ide {SoftConsole}
```



# export\_fp\_pdc (SmartFusion2, IGLOO2, RTG4)

Tcl command to export the Floorplanning Physical Design Constraint (\*.pdc) File. The exported file has a \*\_fp.pdc file name extension.

```
export_fp_pdc
-file {absolute path and name of *_fp.pdc file}
-mode {PDC_PLACE | PDC_FULL_PLACEMENT}
```

#### **Arguments**

```
-file {absolute path and name of *_fp.pdc file}
Specifies the *_fp.pdc file.
-mode {PDC_PLACE | PDC_FULL_PLACEMENT}
```

Use PDC\_PLACE to export user's floorplanning constraints, for example, fixed logic and regions. Use PDC\_FULL\_PLACEMENT to export information about all of the physical design constraints (I/O constraints, I/O Banks, routing constraints, region constraints, global and local clocks).

#### **Returns**

Returns 0 on success, 1 on failure.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

```
export_fp_pdc\
  -file {E:/designs/export/sd1_fp.pdc}\
  -mode {PDC_FULL_PLACEMENT}
```

# export\_ibis\_file (SmartFusion2, IGLOO2, RTG4)

Tcl command to export the IBIS (Input/Output Buffer Information Specification) model report. The exported file has a \*.ibs file name extension.

```
export_ibis_file
-file {absolute path and name of *.ibs file}
```

#### **Arguments**

```
-file {absolute path and name of *.ibs file} Specifies the IBIS file to export.
```

#### Returns

Returns 0 on success, 1 on failure.

# **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

```
export_ibis_file\
  -file {E:/designs/export/sdl.ibs}
```



# export\_io\_pdc (SmartFusion2, IGLOO2, RTG4)

Tcl command to export the I/O constraints Physical Design Constraint (\*.pdc) File. The exported file has a \*\_io.pdc file name extension.

```
export_io_pdc
-file {absolute path and name of *_io.pdc file}
```

#### **Arguments**

```
-file {absolute path and name of *_io.pdc file}
Specifies the *_io.pdc file.
```

#### Returns

Returns 0 on success, 1 on failure.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

```
export_io_pdc\
  -file {E:/designs/export/sdl_io.pdc}
```

# export\_job\_data (SmartFusion2, IGLOO2)

Tcl command; configures the parameters for the Job Manager Data Container file (JDC) to be exported from Libero and used by Job Manager.

```
export_job_data -file_name name -export_dir path -components "SECURITY | FABRIC | ENVM"
```

#### **Arguments**

All parameters are optional. Default values are used if parameters are omitted.

```
-file_name name
```

Name of the file that will be saved. If omitted, it will be the design name.

```
-export_dir path
```

Location where the file will be saved. If omitted, it will be the Libero export folder.

```
-components SECURITY | FABRIC | ENVM
```

Specifies the components of the design that will be saved to the file. The value can be any one or a combination of SECURITY and FABRIC and ENVM if they are available in the design. If the parameter is omitted, all available components of the design will be saved.

Note: The SECURITY component must be selected if user security is initialized for the current Libero design.

## **Supported Families**

SmartFusion2, IGLOO2

```
export_job_data \
  -file_name {sdl} \
  -export_dir {D:\sd_prj\test3T\designer\sdl\export} \
  -components {FABRIC}
```



#### **See Also**

Programming Job Manager User Guide SPPS User Guide

# export\_netlist\_file (SmartFusion2, IGLOO2, RTG4)

Tcl command to export the netlist after the compile state has completed. The netlist can be either Verilog or VHDL. Microsemi recommends exporting the netlist after the compile state has successfully completed.

```
export_netlist_file
-file {absolute path and filename for netlist}
-vhdl {value}
```

### **Arguments**

```
-file {absolute path and filename}

Specifies the path and name of netlist file.

-vhdl {value}
```

Generates the netlist in VHDL (when set to 1) or Verilog (when set to 0). Default is 0 (Verilog netlist).

#### **Returns**

Returns 0 on success, 1 on failure.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

```
export_netlist_files\
  -file {E:/designs/export/sdl/sdl.v}\
  -vhdl 0
```

# export\_pin\_reports (SmartFusion2, IGLOO2, RTG4)

Tcl command to configure and export a pin report file to a specified folder/directory location.

```
export_pin_reports
-export_dir {absolute path to folder location}
-pin_report_by_name {value}
-pin_report_by_pkg_pin {value}
-bank_report {value}}
-io_report {value}
```

#### **Arguments**

```
-export_dir {absolute or relative path to the folder for pin report file}

Specifies the folder.
-pin_report_by_name {value}

Set to 1 to have the pin report sorted by pin name. Default is 1.
- pin_report_by_pkg_pin {value}

Set to 1 to have pin report sorted by package pin number, 0 to not sort by package pin number. Default is 1.
```



```
    bank_report {value}
    Set to 1 to generate the I/O bank report, 0 to not generate the report. Default is 1.
    io_report {value}
```

Set to 1 to generate the I/O report, 0 to not generate the report. Default is 1.

At least one argument must be specified for this command.

#### **Returns**

Returns 0 on success, 1 on failure.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

```
export_pin_reports\
  -export_dir {E:/designs/export}\
  -pin_report_by_name {1}\
  -pin_report_by_pkg_pin {0}\
  -bank_report {1}\
  -io_report {1}
```

# export\_prog\_job (SmartFusion2, IGLOO2, RTG4)

Tcl command; configures the parameters for the programming job to be exported.

Note: RTG4 devices do not support the security options that SmartFusion2 and IGLOO2 devices support. The RTG4 command includes the -job\_file\_name and -export\_dir parameters; these parameters are the same as the parameters for SmartFusion2 and IGLOO2. The RTG4 command also includes the -force\_rtg4\_otp parameter.

```
export_prog_job -job_file_name file -export_dir dir -force_rtg4_otp 0 | 1 - bitstream_file_type TRUSTED_FACILITY | MASTER | UEK1 | UEK2 -bitstream_file_components SECURITY | FABRIC | ENVM
```

#### **Arguments**

```
-job_file_name file
```

The name of the file. Name must start with design name. If omitted, design name will be used.

```
-export dir dir
```

Location where the job file will be saved; any folder can be specified. The default folder is the Libero export folder.

```
-force_rtg4_otp 0 / 1
```

Enforces the use of one-time programming (OTP).

```
-bitstream_file_type TRUSTED_FACILITY | MASTER | UEK1 | UEK2
```

Bitstream file to be included in the programming job. Only one bitstream file can be included in a programming job.

The list of components to be included in the programming job. Components should be delimited by space. bitstream\_file\_components can be any one of SECURITY, FABRIC, ENVM or any combination of them.

Note: The SECURITY option is available in -bitstream\_file\_components only when file type is MASTER in -bitstream\_file\_type.



# **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

#### SmartFusion2/IGLOO2

```
export_prog_job \
    -job_file_name {sdl} \
    -export_dir {D:\sd_prj\test3T\designer\sdl\export} \
    -bitstream_file_type {MASTER} \
    -bitstream_file_components {SECURITY FABRIC ENVM} #any combination of the three allowed

RTG4

export_prog_job \
    -job_file_name {sdl} \
    -export_dir {D:\sd_prj\jade_rtg4\designer\sdl\export}
    -force_rtg4_otp 1
```

# export\_sdc\_file (SmartFusion2, IGLOO2, RTG4)

Tcl command to export the SDC (Synopsys Design Constraint) file for timing constraints. The exported file has a \*.sdc file name extension.

```
export_sdc_file
-file {absolute path and name of *.sdc file}
```

# **Arguments**

```
-file {absolute path and name of *.sdc file}
Specifies the SDC file to export.
```

#### Returns

Returns 0 on success, 1 on failure.

# **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

```
export_sdc_file \
  -file {E:/designs/export/sdl.sdc}
```

# generate\_component

This Tcl command generates the Verilog or VHDL wrapper files for the component. It is equivalent to clicking the **Generate Component** icon in the SmartDesign canvas.

```
generate_component -name <component_name>
```



### **Arguments**

-name <component\_name>

The -name argument specifies the name of component to be generated.

### **Supported Families**

SmartFusion2, IGLOO2, and RTG4

#### **Example**

```
generate_component -name {my_mult}
```

See Also

import\_component\_data

import\_component

# generate\_sdc\_constraint\_coverage (SmartFusion2, IGLOO2, RTG4)

Tcl command to generate the constraint coverage report. The constraint coverage report contains information about the coverage of the paths from associated SDC constraints in the design. Two constraints coverage reports can be generated, one for Place and Route and one for Timing Verification.

This command is available for the Enhanced Constraint Flow only. To run this command, there is no need to run Place-and-Route first, but the design must be in the post-synthesis state. The generated constraint coverage reports (\*.xml) are listed in the Reports tab and are physically located in folder>/designer/<module>/\*constraints\_coverage.xml

generate\_sdc\_constraint\_coverage -tool {PLACEROUTE | VERIFYTIMING}

## **Arguments**

-tool {PLACEROUTE|VERIFYTIMING}

Specifies whether the constraint coverage report is based on the SDC constraint file associated with Place and Route or associated with Timing Verification.

#### Returns

Returns 0 on success, 1 on failure.

# Supported Families

SmartFusion2, IGLOO2, RTG4.

#### **Example**

This command generates the SDC Constraint Coverage report for the SDC file associated with Place and Route:

```
generate_sdc_constraint_coverage -tool {PLACEROUTE}
```

This command generates the SDC Constraint Coverage report for the SDC file associated with Timing Verification:

generate\_sdc\_constraint\_coverage -tool {VERIFYTIMING}

#### See Also

**Understanding Constraints Coverage Reports** 



# import\_component

This Tcl command imports a component \*.cxf file into the Libero project. After import, the .cxf file is placed in the cproject\_folder>/component/work/<component\_name> folder.

```
import_component -file <path_to_component.cxf>
```

Note: Only the \*.cxf file format is supported for component import.

# **Arguments**

-file <path\_to\_component \*.cxf file>

The -file argument specifies the location of the component \*.cxf file to import. Both absolute and relative paths are supported.

# **Supported Families**

SmartFusion2, IGLOO2, and RTG4

# **Example**

```
import_component -file {D:/test/my_design/my_mult.cxf}
```

See Also

import\_component\_data generate\_component

# import\_component\_data (SmartFusion2, IGLOO2, RTG4)

A Libero SoC general-purpose Tcl command to import component data into an existing Libero project. Component refers to MDDR, FDDR and SERDES peripherals in SmartFusion2 devices. Component Data refers to initialization/configuration register values (\*init\_reg or \*init.mem files) of those peripherals. Use this command if and when:

- The synthesized netlist or HDL files in the existing Libero SoC project contains no component (MDDR, FDDR and SERDES) information AND
- You want to add component s (MDDR, FDDR or SERDES) into the existing design.

```
import_component_data
-module root # name of the top_level (root)
-fddr file_path_and_name # has to be FDDR_init.reg or .mem
-mddr file_path_and_name # has to be MDDR_init.reg or .mem
-serdes0 file_path_and_name # has to be SERDESIF_0_init.reg or .mem
-serdes1 file_path_and_name # has to be SERDESIF_1_init.reg or .mem
-serdes2 file_path_and_name # has to be SERDESIF_2_init.reg or .mem
-serdes3 file_path_and_name # has to be SERDESIF_3_init.reg or .mem
-envm_cfg file_path_and_name # SmartFusion2, IGLOO2 only
-uprom_cfg file_path_and_name # RTG4 only
```

**Note**: The eNVM config file can have any name.

**Note**: Either \*\_init.reg (register configuration file) or \*.mem files (memory files) can be used. The two cannot be mixed in the same import\_component\_data command.

# **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.



### **Example**

The component name for IGLOO2 devices may have different file extension (\*.mem or \*.reg), depending on the Libero SoC release version used to generate the components.

The following is an example of importing design components created with a Libero SoC pre-v11.4 release into an IGLOO2 project.

```
import_component_data \
  -module <root> \
  -fddr <file_path>/FDDR_init.mem \
  -mddr <file_path>/MDDR_init.mem \
  -serdes0 <file_path>/SERDESIF_0_init.mem \
  -serdes1 <file_path>/SERDESIF_1_init.mem \
  -serdes2 <file_path>/SERDESIF_2_init.mem \
  -serdes3 <file_path>/SERDESIF_3_init.mem \
  -envm_cfg <user_cfg_filepath>
```

The following is an example of importing design components created with Libero SoC v11.4 or subsequent releases into an IGLOO2 project. Note the \*.reg file extension.

```
import_component_data
  -module <root> \
  -fddr <file_path>/FDDR_init.reg \
  -mddr <file_path>/MDDR_init.reg \
  -serdes0 <file_path>/SERDESIF_0_init.reg \
  -serdes1 <file_path>/SERDESIF_1_init.reg \
  -serdes2 <file_path>/SERDESIF_2_init.reg \
  -serdes3 <file_path>/SERDESIF_3_init.reg \
  -serdes3 <file_path>/SERDESIF_3_init.reg \
  -envm_cfg <user_cfg_file_path>
```

The following is an example of importing design components created with a Libero SoC pre-v11.4 release into a SmartFusion2 project.

```
import_component_data \
  -module <root> \
  -fddr <file_path>/FDDR_init.reg \
  -mddr <file_path>/MDDR_init.reg \
  -serdes0 <file_path>/SERDESIF_0_init.reg \
  -serdes1 <file_path>/SERDESIF_1_init.reg \
  -serdes2 <file_path>/SERDESIF_2_init.reg \
  -serdes3 <file_path>/SERDESIF_3_init.reg \
  -envm_cfg <user_cfg_file_path>
```

The following is an example of importing design components created with Libero SoC v11.4 or a subsequent release into a SmartFusion2 project.

```
import_component_data \
  -module <root> \
  -envm_cfg <user_cfg_file_path>
```

#### **Return Value**

Returns 0 on success and 1 on failure.

# loopback\_test (SmartFusion2, IGLOO2, RTG4)

Tcl command; used to start and stop the loopback tests.

```
loopback_test [-deviceName device_name] -start -serdes num -lane num -type LoopbackType
```



```
loopback_test [-deviceName device_name] -stop -serdes num -lane num
```

### **Arguments**

```
-deviceName device_name
```

Parameter is optional if only one device is available in the current configuration or set for debug (see the SmartDebug User's Guide for details).

-start

Starts the loopback test.

-stop

Stops the loopback test.

-serdes num

Serdes block number. Must be between 0 and 4 and varies between dies.

-lane num

Serdes lane number. Must be between 0 and 4

-type LoopbackType

Specifies the loopback test type. Must be meso (PCS Far End PMA RX to TX Loopback)

### **Supported Families**

SmartFusion2, IGLOO2, RTG4

#### **Example**

```
loopback_test -start -serdes 1 -lane 1 -type meso
loopback_test -start -serdes 0 -lane 0 -type plesio
loopback_test -start -serdes 1 -lane 2 -type parallel
loopback_test -stop -serdes 1 -lane 2
```

# prbs\_test (SmartFusion2, IGLOO2, RTG4)

Tcl command; used in PRBS test to start, stop, reset the error counter and read the error counter value.

```
prbs_test [-deviceName device_name] -start -serdes num -lane num [-near] -pattern PatternType
prbs_test [-deviceName device_name] -stop -serdes num -lane num
prbs_test [-deviceName device_name] -reset_counter -serdes num -lane num
prbs_test [-deviceName device_name] -read_counter -serdes num -lane num
```

## **Arguments**

```
-deviceName device_name
```

Parameter is optional if only one device is available in the current configuration or set for debug (see the SmartDebug User's Guide for details).

-start

Starts the prbs test.

-stop

Stops the prbs test.

-reset\_counter

Resets the prbs error count value to 0.

-read\_counter

Reads and prints the error count value.

-serdes num

Serdes block number. Must be between 0 and 4 and varies between dies.



```
-lane num
```

Serdes lane number. Must be between 0 and 4.

-near

Corresponds to near-end (on-die) option for prbs test. Not specifying implies off-die.

```
-pattern PatternType
```

The pattern sequence to use for PRBS test. It can be one of the following:

prbs7, prbs11, prbs23, or prbs31

## **Supported Families**

SmartFusion2, IGLOO2, RTG4

### **Example**

```
prbs_test -start -serdes 1 -lane 0 -near -pattern prbs11
prbs_test -start -serdes 2 -lane 2 -pattern custom -value all_zeros
prbs_test -start -serdes 0 -lane 1 -near -pattern user -value 0x0123456789ABCDEF0123
```

# rename\_file

This Tcl command renames a constraint file specified by the <code>-file</code> parameter to a different name specified by the <code>-target</code> parameter.

```
rename_file -file {filename} -target {new_filename}
```

# **Arguments**

```
-file {filename}
Specifies the original name of the file.
-target {new_filename}
Specifies the new name of the file.
```

## **Supported Families**

SmartFusion2, IGLOO2, RTG4

## **Example**

```
This command renames the file a.sdc to b.sdc.
rename_file -file {c:/user/a.sdc} -target {c:/user/b.sdc}
```

#### **Return Value**

This command returns 0 on success and 1 on failure.

# run\_tool (SmartFusion2, IGLOO2, RTG4)

run\_tool starts the specified tool. For tools that support command files, an optional command file can be supplied through the -script parameter.

```
run_tool
-name {<tool_name >} \
-script {<absolute or relative path to script file>}
```

-script is an optional parameter.



tool\_name ::= SYNTHESIZE | COMPILE | SIM\_PRESYNTH | SIM\_POSTSYNTH | SIM\_POSTLAYOUT |
PLACEROUTE | VERIFYTIMING | VERIFYPOWER | GENERATEPROGRAMMINGFILE | GENERATE\_MEMORY\_MAP
| PROGRAMDEVICE | CONFIGURE\_CHAIN | SMARTDEBUG | SSNANALYZER | UPDATE\_ENVM |
UPDATE\_UPROM |

#### Return

run\_tool returns 0 on success and 1 on failure.

# Supported tool\_names

The following table lists tool\_names for run\_tool –name {tool\_name}.

tool_name	Parameter	Description	
SYNTHESIZE	-script {script_file}	Runs synthesis on your design.	
COMPILE	N/A	Runs Compile with default or configured settings.	
SIM_PRESYNTH	N/A	Runs pre-synthesis simulation with your default simulation tool	
SIM_POSTSYNTH	N/A	Runs post-synthesis simulation with your default simulation tool.	
SIM_POSTLAYOUT	N/A	Runs post-layout simulation with your default simulation tool.	
PLACEROUTE	N/A	Runs Layout with default or configured settings.	
VERIFYTIMING	-script {script_file}	Runs timing analysis with default settings/configured settings in <code>script_file</code> .	
VERIFYPOWER	-script {script_file}	Runs power analysis with default settings/configured settings in <pre>script_file.</pre>	
GENERATEPROGRA MMINGFILE	N/A	Generates the bitstream used for programming within Libero.	
GENERATE_MEMO RY_MAP	N/A	Exports an XML file in <pri_folder> component/work/<design> /<design>_DataSheet.xml. The file contains information about your root SmartDesign in your project.</design></design></pri_folder>	
PROGRAMDEVICE	N/A	Programs your device with configured parameters.	
CONFIGURE_CHAIN	-script {script_file}	Takes a script that contains FlashPro-specific Tcl commands and passes them to FlashPro Express for execution.	
SMARTDEBUG	-script {script_file}	Takes a script that contains SmartDebug-specific Tcl commands and passes them to SmartDebug for execution.	
SSNANALYZER	-script {script_file}	Takes a script that contains Simultaneous Switching Noise (SSN)-specific Tcl commands and passes them to the SSN tool for execution. Simultaneous Switching Noise (SSN) is a Libero SoC tool that analyzes and generates a Nosie Margin report for I/Os after layout.	
UPDATE_ENVM (SmartFusion2 and IGLOO2 only)	-script {update_confi g_file}	Takes a script file that updates the client(s) in the ENVM. In the script file, the client(s) to be updated may be a serialization client or a data storage client or a mix of serialization clients and data storage clients.	



tool_name	Parameter	Description
UPDATE_UPROM (RTG4 Only)	-script {update_config_file}	Takes a script that updates the data storage client(s) in RTG4 UPROMs.

```
-script {absolute or relative path to script file} Script file location.
```

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

```
run_tool \
  -name {COMPILE}
run_tool \
  -name {SYNTHESIZE} -script {./control_synopsys.tcl}
  #control _synopsys.tcl contains the synthesis-specific Tcl commands
run_tool \
  -name {VERIFYTIMING} \
  -script {./SmartTime.tcl}
  # Script file contains SmartTime-specific Tcl commands
run_tool \
  -name {VERIFYPOWER} \
  -script {./SmartPower.tcl}
  # Script file contains SmartPower-specific Tcl commands
run_tool \
  -name {SMARTDEBUG}
  -script {./sd_test.tcl}
  # Script file contains SmartDebug-specific Tcl commands
run_tool \
  -name {SSNANALYZER}
  -script {<full_path>/ssn.tcl}
  # Script file contains the SSN-specific Tcl commands
```

#### **Note**

Where possible, the value of tool\_name corresponds to the name of the tool in Libero SoC.

Invoking some tools will cause Libero SoC to automatically run some upstream tools in the design flow. For example, invoking Place and Route will invoke Synthesis (if not already run) before it runs Place and Route.

#### See Also

Project Manager Tcl Command Reference

# select\_libero\_design\_device (SmartFusion2, IGLOO2, RTG4)

FlashPro-specifc Tcl command. This command selects the Libero design device for the Programming Connectivity and Interface tool within Libero. This command is needed when the tool cannot automatically



resolve the Libero design device when there are two or more identical devices that match the Libero design device in the configured JTAG chain.

# **Syntax**

```
select_libero_design_device -name {device_name}
```

### **Arguments**

```
-name {device_name}
```

Specifies a user-assigned unique device name in the JTAG chain.

## **Supported Families**

SmartFusion2, IGLOO2, RTG4

### **Exceptions**

None

## **Example**

```
select_libero_design_device -name {M2S050TS (2)}
select_libero_design_device -name {my_design_device}
```

#### **Note**

This Tcl command is typically used in a Flashpro Tcl command script file that is passed to the Libero run\_tool command.

```
run_tool -name {CONFIGURE_CHAIN} -script {<flashPro_cmd>.tcl}
```

# set\_as\_target

This Tcl command sets a SDC, PDC or FDC file as the target file to receive and store new constraints.

```
set_as_target -type {constraint_file_type} \
-file {constraint_file_path}
```

### **Arguments**

```
-type {sdc | pdc | fdc}
Specifies the file type: SDC, PDC, or FDC.
```

#### Supported Families

SmartFusion2, IGLOO2, RTG4

## **Example**

This command sets the SDC file c\_folder> /constraints/user.sdc as the target to receive and store new SDC commands.

```
set_as_target -type {sdc} -file {./constraint/user.sdc}
```

This command sets the PDC file project\_folder> /constraints/user.pdc as the target to receive and store new PDC commands.

```
set_as_target -type {pdc} -file {./constraint/user.pdc}
```



#### **Return Value**

This command returns 0 on success and 1 on failure.

# set\_live\_probe (SmartFusion2, IGLOO2, RTG4)

Tcl command; set\_live\_probe channels A and/or B to the specified probe point(s). At least one probe point must be specified. Only exact probe name is allowed (i.e. no search pattern that may return multiple points).

```
set_live_probe [-deviceName device_name] [-probeA probe_name] [-probeB probe_name]
```

## **Arguments**

```
-deviceName device_name
```

Parameter is optional if only one device is available in the current configuration or set for debug (see SmartDebug user guide for details).

```
-probeA probe_ name
```

Specifies target probe point for the probe channel A.

```
-probeB probe_ name
```

Specifies target probe point for the probe channel B.

# **Supported Families**

SmartFusion2, IGLOO2, RTG4

# **Exceptions**

- The array must be programmed and active
- Active probe read or write operation will affect current settings of Live probe since they use same probe circuitry inside the device
- Setting only one Live probe channel affects the other one, so if both channels need to be set, they
  must be set from the same call to set\_live\_probe
- Security locks may disable this function
- In order to be available for Live probe, ProbeA and ProbeB I/O's must be reserved for Live probe respectively

### **Example**

Sets the Live probe channel A to the probe point A12 on device sf2.

```
set_live_probe [-deviceName Sf2] [-probeA A12]
```

# unset\_as\_target

This Tcl command unsets a target file in the Constraints view.

```
unset_as_target -file {filename}
```

## **Arguments**

```
-file {filename}
```

Specifies the name of the file to be unset as a target.

#### Supported Families

SmartFusion2, IGLOO2, RTG4



### **Example**

This command unsets the PDC file /constraints/user.pdc:

```
unset_as_target -file {c:/user/a_io.pdc}
```

#### **Return Value**

This command returns 0 on success and 1 on failure.

# add\_probe

Tcl command; adds a probe to an internal net in your design, using the original name from the optimized netlist in your design. Also, this command must be used in conjunction with the <u>generate\_probes</u> command to generate a probed ADB file (see example below).

You must complete layout before you use this command.

```
add_probe -net <net_name> [-pin <pin_name>] [-port <port_name>] [-assign_to_used_pin <TRUE | FALSE>]
```

### **Arguments**

```
-net <net_name>
```

Name of the net you want to probe. You cannot probe HARDWIRED, POWER, or INTRINSIC nets.

```
-pin <pin_name:
```

Name of the package pin at which you want to put the net to be probed. Argument is optional; if unspecified the net is routed to any free package pin.

```
-port <port_name>
```

Name of the port you are adding. Argument is optional; if unspecified the default value is PROBE\_<n>.

```
-assign_to_used_pin <TRUE | FALSE >
```

Probes a net on an already used pin. The net on the existing pin will be disconnected. Argument is optional; if unspecified the net can be only routed on unused pin.

# **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

# **Example**

The example below adds a probe to the net Count8\_0/INV\_0\_Y on pin 7 and uses the port name PROBE\_1, then generates the probe ADB file named test1.adb.

Note that generate\_probes is a separate Tcl command.

```
\label{local_probe} $$ -\text{net Count8_0/INV_0_Y -assign_to_used_pin {FALSE} -pin {7} -port {PROBE_1} $$ generate\_probes -save test1.adb}
```

#### See Also

delete\_probe

generate\_probes

Generating a Probed Design

Generate Probed Design - Add Probe(s) Dialog Box

**Designer Tcl Command Reference** 



# are\_all\_source\_files\_current

Tcl command; audits all source files and determines whether or not they are out of date / imported into the workspace. Returns '1' if all source files are current Returns '0' if all source files are not current This command ignores the Audit settings in your ADB file.

are\_all\_source\_files\_current

# **Arguments**

None

# **Supported Family**

See the Tcl Commands and Supported Families table for the list of families that support this command.

# **Exceptions**

The command will return an error if arguments are passed.

# **Example**

The following code will determine if your source files are current.

are\_all\_source\_files\_current

#### See Also

get\_out\_of\_date\_files
is\_source\_file\_current
Designer Tcl Command Reference

# backannotate

Tcl command; equivalent to executing the Back-Annotate command from the Tools menu. You can export an SDF file, after layout, along with the corresponding netlist in the VHDL or Verilog format. These files are useful in backannotated timing simulation.

Best practice is to export both SDF and the corresponding VHDL/Verilog files. This will avoid name conflicts in the simulation tool.

Designer must have completed layout before this command can be invoked, otherwise the command will fail.

backannotate -name file\_name -format format\_type -language language-dir directory\_name [netlist] [-pin] [-use\_emd]

# **Arguments**

-name file\_name

Use a valid file name with this option. You can attach the file extension .sdf to the File\_Name, otherwise the tool will append .sdf for you.

-format format\_type

Only SDF format is available for back annotation

-language language

The supported Language options are:



Value	Description	
VHDL93	For VHDL-93 style naming in SDF	
VERILOG	For Verilog style naming in SDF	

```
-dir directory_name
```

Specify the directory in which all the files will be extracted.

```
-netlist
```

Forces a netlist to be written. The netlist will be either in Verilog or VHDL.

-pir

Designer exports the pin file with this option. The .pin file extension is appended to the design name to create the pin file.

```
-use_emd
```

Enables Export Enhanced Min Delays for Best Case option in your backannotated file.

### Supported Families

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Examples**

Example 1 uses default arguments and exports SDF file for back annotation:

backannotate

Example 2 uses some of the options for VHDL:

```
backannotate -dir \
    {..\my_design_dir} -name "fanouttest_ba.sdf" -format "SDF" -language \ "VHDL93" -netlist
Example 3 uses some of the options for Verilog:
backannotate -dir \
    {..\design} -name "fanouttest_ba.sdf" -format "SDF" -language "VERILOG" \
    -netlist
```

Example 4 enables you to catch exceptions and respond based on the success of backannotate operation:

Example 5 enables Export Enhanced Min Delays for Best Case:

```
\label{local_backannotate} $$ -dir \setminus \{..\my_design_dir\} -name "fanouttest_ba.sdf" -format "SDF" -language \setminus "VHDL93" -netlist -use_emd
```

#### See Also

Tcl command documentation conventions

**Designer Tcl Command Reference** 

# close\_design

Tcl command; closes the current design and brings Designer to a fresh state to work on a new design. This is equivalent to selecting the Close command from the File menu.



close\_design

### **Arguments**

None

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

#### See Also

open\_design
close\_design
new\_design

**Designer Tcl Command Reference** 

# configure\_tool (SmartFusion, IGLOO, ProASIC3 and Fusion)

configure\_tool is a general-purpose Tcl command to set the parameters for any tool called by Libero for the SmartFusion, IGLOO, ProASIC3 and Fusion families. The command requires the name of the tool and one or more parameters in the format <code>tool\_parameter:value</code>. These parameters are separated and passed to the tool to set up its run.

```
configure_tool
-name {<tool_name>} # Each tool_name has its own set of parameters
-params {<parameter>:<value>} # List of parameters and values
tool_name ::= COMPILE | SYNTHESIZE | PLACEROUTE | PUBLISHBLOCK
```

# Supported tool\_names

The following table lists the supported tool\_names.

tool_name	Parameter (-params)	Description
COMPILE	See the topic for parameter names and values.	See the topic for description.
<u>SYNTHESIZE</u>	See the topic for parameter names and values.	See the topic for description.
PLACEROUTE	See the topic for parameter names and values.	See the topic for description.
PUBLISHBLOCK	See the topic for parameter names and values.	See the topic for description.



### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

```
configure_tool -name {SYNTHESIZE} -params {LANGUAGE_VHDL_2008:true}
configure_tool -name {COMPILE} \
    -params {MERGESDC:true}
configure_tool -name {PLACEROUTE} -params {TDPR:true}\
    -params {INCRPLACEANDROUTE:true}
For example, the command:
configure_tool -name {COMPILE} -params {MERGESDC:true}
```

sets the COMPILE command options MERGESDC to true to merge SDC file(s) with existing timing constraints.

There are alternative ways to write these commands to fit your coding style. The following three examples all do the same thing.

#### Method 1 - single line

```
configure_tool -name {COMPILE} -params {MERGESDC:true} -params\ {MERGEPDC:true}
```

#### Method 2 - one statement, multiple lines

```
configure_tool \
  -name {COMPILE} \
  -params {MERGEPDC:true} \
  -params {MERGESDC:true}
```

#### Method 3 - multiple statements

```
configure_tool -name {COMPILE} -params {MERGEPDC:true}
configure_tool -name {COMPILE} -params {MERGESDC:true}
configure_tool -name {COMPILE} \
    -params { DISPLAY_FANOUT_LIMIT:10} \
    -params {MERGE_SDC:true}
configure_tool -name {SYNTHESIZE} -params {LANGUAGE_VHDL_2008:true}
configure_tool -name {PLACEROUTE} -params {PDPR:false} -params \
    {TDPR:true} -{EFFORT_LEVEL:false} -params {INCRPLACEANDROUTE:false}
```

#### For example, the command:

```
configure_tool \
  -name {COMPILE} -params {DISPLAY_FANOUT_LIMIT:10} \
  -params {MERGE_SDC:true}
```

sets the COMPILE command options DISPLAY\_FANOUT\_LIMIT to 10 and MERGE\_SDC to true.

There are alternative ways to write these commands to fit your coding style. The following three examples all do the same thing.

```
Method 1 - single line
```

```
configure_tool -name {COMPILE} -params {DISPLAY_FANOUT_LIMIT:10} -params {MERGE SDC:true}

Method 2 - one statement, multiple lines
configure_tool \
    -name {COMPILE} \
    -params {DISPLAY_FANOUT_LIMIT:10} \
    -params {MERGE_SDC:true}

Method 3 - multiple statements
configure_tool -name {COMPILE} -params {DISPLAY_FANOUT_LIMIT:10}
configure_tool -name {COMPILE} -params {MERGE_SDC:true}
```



Project Manager Tcl Command Reference
Tcl documentation conventions

.

# delete\_probe

Tcl command; deletes a probe on nets in a probed ADB file.

```
delete_probe -net <net_name>
```

## **Arguments**

```
-net <net_name>
```

Name of the net you want to delete.

# **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

The example below deletes the probe on the net Count8\_0/INV\_0\_Y.

```
delete_probe -net Count8_0/INV_0_Y
```

#### See Also

add\_probe

Generating a Probed Design

Generate Probed Design - Add Probe(s) Dialog Box

**Designer Tcl Command Reference** 

# export\_io\_constraints\_from\_adb

Tcl command; exports the I/O constraints from your project ADB file to an output file.

```
export_io_constraints_from_adb -adb filename -output outputfilename
```

## **Arguments**

-adb filename

Specifies name of the ADB file from which you want to export your I/O constraints.

-output filename

Specifies the output filename for your exported I/O constraints.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

The following example exports the I/O constraint file ios.pdc from the project file designer1.adb:

 $\verb|export_io_constraints_from_adb| - \verb|adb| designer1.adb| - \verb|output| ios.pdc|$ 



**Project Manager Tcl Command Reference** 

# generate\_ba\_files

Tcl command; generates the back-annotate files for your design.

generate\_ba\_files -adb filename

# **Arguments**

-adb filename

Specifies name of the ADB file from which you wish to generate the backannotate files.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

The following example generates backa-nnotate files from the file designer1.adb:

generate\_ba\_files -adb designer1.adb

#### See Also

Project Manager Tcl Command Reference

# generate\_hdl\_netlist (SmartFusion, IGLOO, ProASIC3, and Fusion)

Tcl command; generates the HDL netlist for your design and runs the design rule check.

generate\_hdl\_netlist [-netlist filename] [-run\_drc value]

## **Arguments**

-netlist filename

Specifies the filename of your netlist.

-run\_drc value

Runs the design rule check. The following table shows the acceptable values for this argument:

Value	Description		
TRUE	Runs the design rule check		
FALSE	Generates your netlist without running the design rule check		

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

The following example generates your netlist netlist2 and runs the design rule check:

generate\_hdl\_netlist [-netlist netlist2][-run\_drc TRUE]



Project Manager Tcl Command Reference

# generate\_probes

Tcl command; executes the probing and creates a new ADB file. This command is used in conjunction with the <u>add\_probe</u> Tcl command (see example below).

```
generate_probes -save <ADB_file_name>
```

## **Arguments**

```
-save <ADB_file_name>
```

Name of the new ADB file with your probed nets.

# **Supported Families**

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

### **Example**

The example below adds a probe to the net net2 on pin 4 and port prb2 with the <u>add\_probe</u> command, and generates the new ADB file test1.adb.

```
add_probe -net net2 -pin 4 -port prb2
generate_probes -save test1.adb
```

#### See Also

add\_probe

Generating a Probed Design

Generate Probed Design - Add Probe(s) Dialog Box

**Designer Tcl Command Reference** 

# get\_design\_filename

Tcl command; retrieves the full qualified path of the design file. The result will be an empty string if the design has not been saved to disk. This command is equivalent to the command "get\_design\_info DESIGN\_PATH." This command predates get\_design\_info and is supported for backward-compatibility.

```
get_design_filename
```

### **Arguments**

None

# **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Exceptions**

- The command will return an error if a design is not loaded.
- The command will return an error if arguments are passed.

#### **Example**

```
if { [ is_design_loaded ] } {
```



```
set design_location [ get_design_filename ]
if {$design_location != "" } {
   puts "Design is at $design_location."
} else {
   puts "Design has not been saved to a file on disk."
}
} else {
   puts "No design is loaded."
}
```

```
get_design_info
is_design_loaded
is_design_modified
is_design_state_complete
Designer Tcl Command Reference
```

# get\_design\_info

Tcl command; retrieves some basic details of your design. The result value of the command will be a string value.

```
get_design_info value
```

# **Arguments**

#### value

Must be one of the valid string values summarized in the table below:

Value	Description	
name	Design name. The result is set to the design name string.	
family	Silicon family. The result is set to the family name.	
design_path	Fully qualified path of the design file. The result is set to the location of the .adb file. If a design has not been saved to disk, the result will be an empty string. This command replaces the command get_design_filename.	
design_folder	Directory (folder) portion of the design_path.	
design_file	Filename portion of the design_path.	
cwdir	Current working directory. The result is set to the location of the current working directory	
die	Die name. The result is set to the name of the selected die for the design. If no die is selected, this is an empty string.	
Package	Package. The result is set to the name of the selected package for the design. If no package is selected, this is an empty string.	



Value	Description	
Speed	Speed grade. The result is set to the speed grade for the design. If no speed grade is selected, this is an empty string.	

## **Supported Family**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Exceptions**

- Returns an error if a design is not loaded.
- Returns an error if more than one argument is passed.
- Returns an error if the argument is not one of the valid values.

## **Example**

The following example uses get\_design\_info to display the various values to the screen.

```
if { [ is_design_loaded ] } {
 puts "Design is loaded."
 set bDesignLoaded 1
} else {
 puts "No design is loaded."
  set bDesignLoaded 0
if { $bDesignLoaded != 0 } {
  set var [ get_design_info NAME ]
 puts " DESIGN NAME:\t$var"
 set var [ get_design_info FAMILY ]
 puts " FAMILY:\t$var"
  set var [ get_design_info DESIGN_PATH ]
 puts " DESIGN PATH:\t$var"
  set var [ get_design_info DESIGN_FILE ]
 puts " DESIGN FILE:\t$var"
  set var [ get_design_info DESIGN_FOLDER ]
 puts " DESIGN FOLDER:\t$var"
 set var [ get_design_info CWDIR ]
 puts " WORKING DIRECTORY: $var"
 set var [ get_design_info DIE ]
 puts " DIE:\t$var"
  set var [ get_design_info PACKAGE ]
 puts " PACKAGE:\t'$var'"
  set var [ get_design_info SPEED ]
 puts " SPEED GRADE:\t$var"
  if { [ is_design_modified ] } {
   puts "The design is modified."
  } else {
   puts "The design is unchanged"
}
```



puts "get\_design.tcl done"

#### See Also

get\_design\_filename
is\_design\_loaded
is\_design\_modified
is\_design\_state\_complete
Designer Tcl Command Reference

# get\_out\_of\_date\_files

Tcl command; audits all files returns a list of filenames that are out of date; each filename is separated by a space. The command returns a string of file names that are out of date separated by a space i.e. file1 file2 ...

It returns empty string if all files are current.

This command ignores the Audit settings in your ADB file.

```
get_out_of_date_files
```

# **Arguments**

None

# **Supported Family**

See the Tcl Commands and Supported Families table for the list of families that support this command.

# **Example**

The following code returns a list of filenames that are out of date.

```
get_out_of_date_files
```

#### See Also

are\_all\_source\_files\_curent
is\_source\_file\_current

**Designer Tcl Command Reference** 

# ioadvisor\_apply\_suggestion

Tcl command; applies the suggestions for the selected attribute to the selected I/O(s).

```
ioadvisor_apply_suggestion -attribute {value} -io {value}
```

## **Arguments**

-attribute{value}

This specifies the attribute for which the values will be applied. The following table shows the acceptable values for this argument:

Value	Description	
outdrive	Applies suggested outdrive values	
slew	Applies suggested slew values	



```
-io {value}
```

This selects the I/Os for which the suggestion will be applied. To select multiple I/Os, use -io {value} for each I/O.

# **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

# **Example**

The following code applies the suggested outdrive values for two I/Os.

```
ioadvisor_apply_suggestion -attribute{outdrive} -io{nPWM_out_pad} -io{PWM_out_pad}
```

#### See Also

```
ioadvisor_commit
ioadvisor_restore
ioadvisor_restore_initial_value
ioadvisor_set_outdrive
ioadvisor_set_outputload
ioadvisor_set_slew
Designer Tcl Command Reference
```

# ioadvisor\_commit

Tcl command; saves all changes in the I/O Advisor.

```
ioadvisor_commit
```

### **Arguments**

None

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

The following code saves all changes in the I/O Advisor:

```
ioadvisor_commit
```

#### See Also

```
ioadvisor_apply_suggestion
ioadvisor_restore
ioadvisor_restore_initial_value
ioadvisor_set_outdrive
ioadvisor_set_outputload
ioadvisor_set_slew
Designer Tcl Command Reference
```

# ioadvisor\_restore

Tcl command; restores the I/O Advisor to the initial state. All changes not committed will be lost.

```
ioadvisor_restore
```



## **Arguments**

None

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

The following code restores the I/O Advisor to the initial state:

ioadvisor\_restore

#### See Also

```
ioadvisor_apply_suggestion
ioadvisor_commit
ioadvisor_restore_initial_value
ioadvisor_set_outdrive
ioadvisor_set_outputload
ioadvisor_set_slew
Designer Tcl Command Reference
```

# ioadvisor\_restore\_initial\_value

Tcl command; sets the current value for the selected attribute and I/Os to the initial value.

```
ioadvisor_restore_initial_value -attribute {value} -io {value}
```

# **Arguments**

-attribute{value}

This specifies the attribute for which the values will be restored. The following table shows the acceptable values for this argument:

Value	Description	
outdrive	Restores initial outdrive values	
output_load	Restores initial output load values	
slew	Restores initial slew values	

```
-io {value}
```

This selects the I/Os for which the initial values will be restored. To select multiple I/Os, use -io {value} for each I/O.

# **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

# **Example**

The following code restores the initial outdrive values for two I/Os.

```
io advisor\_restore\_initial\_value \ -attribute \{outdrive\} \ -io \{nPWM\_out\_pad\} \ -io \{PWM\_out\_pad\}
```

#### See Also

ioadvisor\_apply\_suggestion



```
ioadvisor_commit
ioadvisor_restore
ioadvisor_set_outdrive
ioadvisor_set_outputload
ioadvisor_set_slew
Designer Tcl Command Reference
```

# ioadvisor\_set\_outdrive

Tcl command; sets the outdrive for the selected I/Os.

```
ioadvisor_set_outdrive -io {value} -outdrive {value}
```

# **Arguments**

```
-io {value}
```

This selects the I/Os for which the outdrive will be set. To select multiple I/Os, use -io {value} for each I/O.

```
-outdrive \{value\}
```

This specifies the outdrive for the selected I/Os. The outdrive must be a positive integer value within the list of possible outdrives of the I/Os.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

# **Example**

The following code sets the outdrive for two I/Os.

```
ioadvisor_set_outdrive -io{nPWM_out_pad} -io{PWM_out_pad} -outdrive{5}
```

#### See Also

```
ioadvisor_apply_suggestion
ioadvisor_commit
ioadvisor_restore
ioadvisor_restore_initial_value
ioadvisor_set_outputload
ioadvisor_set_slew
Designer Tcl Command Reference
```

# ioadvisor\_set\_slew

Tcl command; sets the slew for the selected I/Os.

```
ioadvisor_set_slew -io {value} -slew {value}
```

#### **Arguments**

```
-io {value}
```

This selects the I/Os for which the slew will be set. To select multiple I/Os, use -io {value} for each I/O. -set\_slew {value}

This specifies the slew for the selected I/Os. The following table shows the acceptable values for this argument:



Value	Description		
high	The slew is set to high.		
low	The slew is set to low. This option is not available for all I/Os.		

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

The following code sets the slew for two I/Os.

```
ioadvisor_set_slew -io{nPWM_out_pad} -io{PWM_out_pad} -slew{high}
```

#### See Also

```
ioadvisor_apply_suggestion
ioadvisor_commit
ioadvisor_restore
ioadvisor_restore_initial_value
ioadvisor_set_outdrive
ioadvisor_set_outputload
Designer Tcl Command Reference
```

# ioadvisor\_set\_outputload

Tcl command; sets the output load for the selected I/Os.

```
ioadvisor_set_outputload -io {value} -outload {value}
```

# **Arguments**

```
-io {value}
```

This selects the I/Os for which the output load will be set. To select multiple I/Os, use -io {value} for each I/O.

```
-outload {value}
```

This specifies the output load for the selected I/Os.The output load must be a positive integer value.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

# **Example**

```
The following code sets the output load for two I/Os.
```

```
ioadvisor_set_outputload -io{nPWM_out_pad} -io{PWM_out_pad} -outload{5}
```

#### See Also

```
ioadvisor_apply_suggestion
ioadvisor_commit
ioadvisor_restore
ioadvisor_restore_initial_value
ioadvisor_set_outdrive
ioadvisor_set_slew
```



#### **Designer Tcl Command Reference**

# is\_source\_file\_current

Tcl command; audits the source file and determines whether or not the file is out of date / imported into the workspace. Returns '0' if file\_name is out of date or has not been imported into the workspace, and returns '1' if file\_name is current.

This command ignores the Audit settings in your ADB file.

is\_source\_file\_current(filename)

# **Arguments**

filename is the path to the source file

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

The following code determines whether or not the file has been imported into the workspace.

is\_source\_file\_current (./hdl/adder.vhd)

#### See Also

are\_all\_source\_files\_curent
get\_out\_of\_date\_files

**Designer Tcl Command Reference** 

# new\_design

Tcl command; creates a new design. You need all three arguments for this command. This command will set up the Designer software for importing design source files

new\_design -name design\_name -family family\_name -path pathname-block value

#### **Arguments**

-name design\_name

The name of the design. This is used as the base name for most of the files generated from Designer.

-family family\_name

The Microsemi SoC device family for which the design is being targeted.

-path path\_name

The physical path of the directory in which the design files will be created.

block value

Enables or disables Block mode. The following table shows the acceptable values for this option:

Value	Description	
on	Enables Block mode	
off	Disables Block mode	



## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

```
Example 1: Creates a new ACT3 design with the name "test" in the current folder.
 new_design -name "test" -family "ACT3" -path {.}
 Example 2: These set of commands create a new design through variable substitution.
 set desName "test
 set famName "ACT3"
 set path {d:/examples/test}
 new_design -name $desName -family $famName -path $path
 Example 3: Design creation and catch failures
 if { [catch { new_design -name $desName -family $famName -path $path }] {
                Puts "Failed to create a new design"
                # Handle Failure
 } else {
                puts "New design creation successful"
                # Proceed to Import source files
See Also
 close_design
 open_design
 save_design
 set_design
 Designer Tcl Command Reference
```

# open\_design

Tcl command; opens an existing design into the Designer software.

```
open_design file_name
```

Note: All previously open designs must be closed before opening a new design.

### **Arguments**

```
file_name
```

The complete .adb file path. If the complete path is not provided, then the directory is assumed to be the current working directory.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**



close\_design
new\_design
save\_design

**Designer Tcl Command Reference** 

# pin\_assign

Tcl command; use to either assign the named pin to the specified port or assign attributes to the specified port. This command has two syntax formats. The one you use depends on what you are trying to do. The first syntax format assigns the named pin to the specified port . The second one assigns attributes to the specified port.

```
pin_assign [-nofix] -port portname -pin pin_number
pin_assign -port portname [-iostd value][-iothresh value][-outload value][-slew value][-
res_pull value]
```

### **Arguments**

-nofix

Unlocks the pin assignment (by default, assignments are locked).

-port portname

Specifies the name of the port to which the pin is assigned.

pin pin\_number

Specifies the alphanumeric number of the pin to assign.

-iostd value

Sets the I/O standard for this pin. Choosing a standard allows the software to set other attributes such as the slew rate and output loading. If the voltage standard used with the I/O is not compatible with other I/Os in the I/O bank, then assigning an I/O standard to a port will invalidate its location and automatically unassign the I/O. The following table shows the acceptable values for the supported devices:

I/O Standards table

Use the I/O Standards table to see which I/O standards can be applied to each family:

I/O Standard	IGLOO	Fusion	ProASIC3
CMOS			
CUSTOM			
GTLP25	IGLOOe only	X	ProASIC3E and ProASIC3L only
GTLP33	IGLOOe only	X	ProASIC3E and ProASIC3L only
GTL33	IGLOOe only	х	ProASIC3E and ProASIC3L only
GTL25	IGLOOe only	Х	ProASIC3E and ProASIC3L



I/O Standard	IGLOO	Fusion	ProASIC3
			only
HSTL1	IGLOOe only	Х	ProASIC3E and ProASIC3L only
HSTLII	IGLOOe only	Х	ProASIC3E and ProASIC3L only
LVCMOS33	X	X	x
LVCMOS25	IGLOOe only	x	x
LVCMOS25_50	X	x	x
LVCMOS18	X	x	x
LVCMOS15	x	x	Х
LVCMOS12	x		ProASIC3L only
LVTTL	X	x	x
TTL	x	x	Х
PCI	x	x	Х
PCIX	x	x	Х
SSTL2I	IGLOOe only	Х	ProASIC3E and ProASIC3L only
SSTL2II	IGLOOe only	Х	ProASIC3E and ProASIC3L only
SSTL3I	IGLOOe only	Х	ProASIC3E and ProASIC3L only
SSTL3II	IGLOOe only	Х	ProASIC3E and ProASIC3L only

Note: The LVDS and LVPECL I/O standards cannot be set through a script.

-iothresh *value* 

Sets the compatible threshold level for inputs and outputs. The default I/O threshold is based upon the I/O standard. You can set the I/O Threshold independently of the I/O specification in the PinEditor tool by selecting **CUSTOM** in the I/O Standard cell. The following table shows the acceptable values for the supported devices:

Value	Description
CMOS	RTSX-S devices only. An advanced integrated circuit (IC) manufacturing process technology for logic and memory, characterized by high integration, low cost, low power, and high performance. CMOS logic uses a combination of p-type and n-type metal-oxide-semiconductor field effect transistors (MOSFETs) to implement logic gates and other digital



Value	Description		
	circuits found in computers, telecommunications, and signal processing equipment.		
LVTTL	(Low-Voltage TTL) A general purpose standard (EIA/JESDSA) for 3.3V applications. It uses an LVTTL input buffer and a push-pull output buffer.		
PCI	A computer bus for attaching peripheral devices to a computer motherboard in a local bus. This standard supports both 33 MHz and 66 MHz PCI bus applications. It uses an LVTTL input buffer and a push-pull output buffer. With the aid of an external resistor, this I/O standard can be 5V-compliant for most families, excluding SmartFusion, IGLOO, ProASIC3 and Fusion families.		

Note: The -iothresh attribute is also referred to as "Loading" in some families.

-slew value

Sets the output slew rate. Slew control affects only the falling edges. Rising edges are not affected. This attribute is only available for LVTTL, PCI, and PCI outputs. For LVTTL, it can either be high or low. For PCI and PCIX, it can only be set to high. The following table shows the acceptable values for the supported devices (SmartFusion, IGLOO, ProASIC3, Fusion):

Value	Description	
high	Sets the I/O slew to high	
low	Sets the I/O slew to low	

-res\_pull value

Allows you to include a weak resistor for either pull-up or pull-down of the input buffer. The following table shows the acceptable values for the supported devices (SmartFusion, IGLOO, ProASIC3, Fusion):

Value	Description
up	Includes a weak resistor for pull-up of the input buffer
down	Includes a weak resistor for pull-down of the input buffer
none	Does not include a weak resistor

-out\_load value

Indicates the output-capacitance value based on the I/O standard selected. This option is not available in software. This attribute determines what Timer will use as the loading on the output pin and applies only to outputs. You can enter a capacitive load as an integral number of picofarads (pF). The default is 35pF. This attribute is available only for the following devices: SmartFusion, ProASIC3, Fusion.

# **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

# **Examples**

You must use pin\_commit after the pin\_assign command to save the changes to your design: pin\_assign -port usw0 -pin A2



```
pin_commit
pin_assign -port usw0 -iostd LVTTL -slew low -res_pull down
pin_commit
```

Note: To use a name with special characters such as square brackets [], you must put the entire name between curly braces { } or put a slash character \ immediately before each square bracket as shown in the following examples.

Note: The following example shows a port name enclosed with curly braces:

Note: The next example shows each square bracket preceded by a slash:

```
pin_assign -port LFSR_OUT\[15\] -iostd lvttl -slew High
```

#### See Also

pin\_commit pin\_fix pin\_unassign Tcl documentation conventions

**Designer Tcl Command Reference** 

# pin\_commit

Tcl command; saves the pin assignments to the design (.adb) file.

```
pin_commit
```

# **Arguments**

None

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

To save pin assignments in your design, you must add the pin\_commit command to the end of the script: pin\_commit

#### See Also

pin\_fix pin\_unfix pin\_assign pin\_unassign Tcl documentation conventions

**Designer Tcl Command Reference** 

# pin\_fix

Tcl command; locks the pin assignment for the specified port, so the pins cannot be moved during placeand-route.

```
pin_fix -port portname
```



## **Arguments**

-port portname

Specifies the name of the port to which the pin must be locked at its assigned location.

Note: You can assign only one pin to a port

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Description**

Fixed pins are locked pins. You cannot move locked pins during place-and-route.

## **Examples**

You must use  $pin\_commit$  after the  $pin\_fix$  command to save the changes to your design:

```
pin_fix -port clk
pin_commit
```

#### See Also

pin\_commit
pin\_unfix
pin\_assign
pin\_unassign

Tcl documentation conventions

**Designer Tcl Command Reference** 

# pin\_fix\_all

Tcl command; locks all the assigned pins on the device so they cannot be moved during place-and-route.

```
pin_fix_all
```

#### **Arguments**

None

## **Supported Families**

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

#### **Description**

Fixed pins are locked pins. This command locks all the pins in your design. You cannot move locked pins during place-and-route.

#### **Example**

You must use pin\_commit after the pin\_fix\_all command to save the changes to your design:

```
pin_fix_all
pin_commit
```

#### See Also

pin\_commit
pin\_fix



pin\_unfix pin\_assign pin\_unassign Tcl documentation conventions **Designer Tcl Command Reference** 

# pin\_unassign

Tcl command; unassigns the pin from the specified port. The unassigned pin location is then available for other ports. (Only one pin can be assigned to a port.)

```
pin_unassign -port portname
```

# **Arguments**

-port portname

Specifies the name of the port for which the pin must be unassigned.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

# **Examples**

```
You must use pin_commit after the pin_assign command to save the changes to your design:
pin_unassign -port "clk"
pin_commit
```

#### See Also

pin\_commit pin\_fix pin\_fix\_all pin\_unfix pin\_assign pin\_unassign Tcl documentation conventions

**Designer Tcl Command Reference** 

# pin\_unassign\_all

Tcl command; unassigns all the pins from all the ports so that all pin locations are available for assignment.

```
pin_unassign_all
```

#### **Arguments**

None

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Examples**

You must use pin\_commit after the pin\_assign\_all command to save the changes to your design:



```
pin_unassign_all
pin_commit
```

pin\_commit pin\_fix pin\_unfix pin\_assign pin\_unassign

Tcl documentation conventions

**Designer Tcl Command Reference** 

# run\_designer

Tcl command; runs Designer with compile and layout options (if selected).

```
run_designer [-logfile filename] [-script filename] [-append_commands commands] [-adb value]
[-compile value] [-layout value] [-export_ba value]
```

## **Arguments**

-logfile filename

Specifies the filename of your logfile.

-script filename

Appends any scripts you wish to add to add to the flow, where filename is the name of the script.

-append\_commands commands

Appends commands (if any), where commands is the list of appended commands.

-adb value

Creates or opens your ADB file. The following table shows the acceptable values for this argument:

Value	Description	
new	Creates a new ADB file	
open	Opens an existing ADB file	
default	Uses the default ADB file in your Libero SoC project	

-compile *value* 

Compiles your design. The following table shows the acceptable values for this argument:

Value	Description	
TRUE	Runs compile	
FALSE	Does not run compile, proceeds to the next command	

-layout value

Runs layout on your design. The following table shows the acceptable values for this argument:

Value	Description
TRUE	Runs layout



Value	Description	
FALSE	Does not run layout, proceeds to the next command	

-export\_ba value

Exports back-annotate files for your design. The following table shows the acceptable values for this argument:

Value	Description	
TRUE	Exports back-annotate files	
FALSE	Does not export back-annotate files; proceeds to the next command	

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

The following example creates a logfile named designerlog2 and runs compile and layout on the default ADB file created in your Libero SoC project:

run\_designer [-logfile designerlog2] [-adb default] [-compile TRUE] [-layout TRUE]

#### See Also

**Project Manager Tcl Command Reference** 

# run\_drc

Tcl command; runs the design rule check on your netlist and generates an HDL file.

```
run_drc [-netlist file] [-gen_hdl value]
```

#### **Arguments**

-netlist *file* 

Name of the netlist file you want the design rule check to evaluate.

-gen\_hdl value

Generates an HDL file (if TRUE). The following table shows the acceptable values for this argument:

Value	Description	
TRUE	Generates an HDL file for your design	
FALSE	Does not generate an HDL file after the design rule check	

# **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.



### **Example**

Run the design rule check on the netlist named 'dsnr3' and generates the HDL file run\_drc [-netlist 'dsnr3'] [-gen\_hdl TRUE]

#### See Also

Project Manager Tcl Command Reference

# run\_tool (SmartFusion, IGLOO, ProASIC3 and Fusion)

run\_tool starts the specified tool. For tools that support command files, an optional command file can be supplied through the -script parameter.

```
run_tool
-name {tool_name}
[-script {absolute or relative path to script file}]
```

#### #-script is an optional parameter

```
tool_name ::= SYNTHESIZE | COMPILE | SIM_PRESYNTH | SIM_POSTSYNTH | SIM_POSTLAYOUT |
PLACEROUTE | VERIFYTIMING | VERIFYPOWER | GENERATEPROGRAMMINGFILE
|GENERATEPROGRAMMINGDATA | EXPORTPIN | EXPORTSDF | EXPORTIBIS | EXPORTPROGRAMMINGFILE |
PROGRAMDEVICE | CONFIGURE_CHAIN | PUBLISHBLOCK | SOFTWAREIDE
```

#### Return

run\_tool returns 0 on success and 1 on failure.

### Supported tool\_names

The following table lists tool\_names for run\_tool –name {tool\_name}.

tool_name	Parameter	Description
SYNTHESIZE	-script {script_fi le}	Runs synthesis on your design.
COMPILE	N/A	Runs Compile with default or configured settings.
SIM_PRESYNTH	N/A	Runs pre-synthesis simulation with your default simulation tool
SIM_POSTSYNT H	N/A	Runs post-synthesis simulation with your default simulation tool.
SIM_POSTLAYO UT	N/A	Runs post-layout simulation with your default simulation tool.
PLACEROUTE	N/A	Runs Layout with default or configured settings.
VERIFYTIMING	-script {script_fi	Runs timing analysis with default settings/configured settings in <code>script_file</code> .
VERIFYPOWER	-script {script_fi le}	Runs power analysis with default settings/configured settings in $script\_file$ .



tool_name	Parameter	Description
EXPORTPIN	N/A	Exports the pin report file. Executed after the command configure_tool –name {EXPORTPIN}
EXPORTSDF	N/A	Exports the *_ba.sdf delay file and backannotated *_ba.v (Verilog) or *_ba.vhd (VHDL) file.
EXPORTIBIS	N/A	Exports the I/O buffer Information Specifications (IBIS) file.
GENERATEPRO GRAMMINGDAT A	N/A	
PROGRAMDEVI CE	N/A	Programs your device with configured parameters.
EXPORTPROGR AMMINGFILE	N/A	Takes a script that contains FlashPro-specific Tcl commands and passes them to FlashPro Express for execution.
PUBLISHBLOCK	N/A	Runs SoftConsole, IAR or Keil, whichever is selected in the tool profile as the IDE tool.
SOFTWAREIDE	N/A	

# **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

# **Example**

```
run_tool -name {COMPILE}
run_tool \
    -name {SYNTHESIZE} -script {./control_synopsys.tcl}
    # control_synopsys.tcl contains the synthesis-specific Tcl commands
run_tool \
    -name {VERIFYTIMING} \
    -script {./SmartTime.tcl}
    # Script file containing SmartTime-specific Tcl commands
run_tool \
    -name {VERIFYPOWER} \
    -script {./SmartPower.tcl}
    # Script file containing SmartPower-specific Tcl commands
```

## **Note**

Where possible, the value of <tool\_name> corresponds to the name of the tool in Libero SoC.

Invoking some tools will cause Libero SoC to automatically run some upstream tools in the design flow. For example, if you run COMPILE, Libero runs synthesis first (as with the SYNTHESIZE command) before it runs COMPILE.

### See Also

Project Manager Tcl Command Reference



# Command Tools - SmartFusion2, IGLOO2, and RTG4

# COMPILE (SmartFusion2, IGLOO2, and RTG4) – Classic Constraint Flow

COMPILE is a command tool used in configure\_tool and run\_tool. Configure\_tool allows you to configure the tool's parameters and values prior to executing the tool. Run\_tool executes the tool with the configured parameters.

To compile the design in Libero SoC, first configure the compile tool with the configure\_tool command, and then execute the COMPILE command with the run\_tool command.

```
configure_tool -name {COMPILE}
-params {name:value}
[-params {name:value}]
run_tool -name {COMPILE}
```

The following tables list the parameter names and values.

### configure\_tool -name {COMPILE} parameter:value pair

Name	Value	Description
BLOCK_MODE	Boolean {true   false   1   0}	Set to true or 1 when you have blocks in your design and you want to enable the Block mode. Set it to false or 0 if you don't have blocks in your design. Default is false or 0.
ENABLE_DESIGN_SE PARATION	Boolean {true   false   1   0}	Set to true or 1 to enable design separation mode. Design separation mode is for security and safety-critical application and designs where the design's individual subsystems (design blocks) are separate and independent (in terms of physical layout and programming) to meet your design separation requirements. Default is false or 0.
DISPLAY_FANOUT_LI MIT	Integer	Sets the limit of the number of high fanout nets displayed in the compile report. Default is 10.
MERGE_SDC	Boolean {true   false   1   0}	Set to true or 1 if you want to merge your SDC files with existing timing constraints. Default is false.
PDC_IMPORT_HARD ERROR	Boolean {true   false   1   0}	Set to true or 1 if you want the COMPILE command to abort when errors are found in the physical design constraints. Default is false.
BLOCK_PLACEMENT _CONFLICTS	String {ERROR KEEP LOCK DISCAR D}	Instructs the COMPILE engine what to do when the software encouters a placement conflict. When set to:



Name	Value	Description
		ERROR - Compile errors out if any instance from a Designer block becomes unplaced. This is the default.  KEEP - If some instances get unplaced for any reason, the non-conflicting elements remaining are preserved but not locked. Therefore, the placer can move them into another location if necessary.  LOCK - If some instances get unplaced for any reason, the non-conflicting elements remaining are preserved and locked.  DISCARD – Discards any placement from the block, even if there are no conflicts.
BLOCK_ROUTING_C ONFLICTS	String {ERROR KEEP LOCK DISCAR D}	Instructs the COMPILE engine what to do when the software encounters a routing conflict. When set to:  ERROR - Compile errors out if any route in any preserved net from a Designer block is deleted. This is the default.  KEEP – If a route is removed from a net for any reason, the routing for the non-conflicting nets is kept unlocked. The router can re-route these nets.  LOCK – If routing is removed from a net for any reason, the routing for the non-conflicting nets is kept as locked, and the router will not change them.  DISCARD - Discards any routing from the block, even if there are no conflicts.
PA4_GB_MAX_RCLKI NT_INSERTION	Integer	Specifies the maximum number of global nets that could be demoted to row-globals. Default is 16, Min is 0 and Max is 50.
PA4_GB_MIN_GB_FA NOUT_TO_USE_RCL KINT	Integer	Specifies the Minimum fanout of global nets that could be demoted to row-globals. Default is 300. Min is 25 and Max is 5000.
PA4_GB_MAX_FANO UT_DATA_MOVE	Integer	Specifies the Minimum fanout of non-clock nets to be kept on globals. Default is 5000. Min is 300 and Max is 200,000.
PA4_GB_COUNT	Integer	The number of available global nets is reported. Minimum for all dies is "0". Default and Maximum values are die-dependent: 005/010 die: Default = Max = 8 025/050/060/090/150 die: Default=Max=16 Note: For RTG4, default is 48.
SET_MITIGATION	Boolean {true   false   1   0}	For RTG4 devices only. Controls the mitigation of Single Event



Name	Value	Description
		Transient (SET) in the FPGA fabric. When enabled, SET filters are turned on globally to help mitigate radiation-induced transients. Default is false.

### run\_tool -name {COMPILE} Parameter:value pair

Name	Value	Description
NONE		

# **Supported Families**

SmartFusion2, IGLOO2, RTG4

## **Example**

```
configure_tool -name {COMPILE}
  -params {BLOCK_MODE:false}
  -params {BLOCK_PLACEMENT_CONFLICTS:ERROR}
  -params {BLOCK_ROUTING_CONFLICTS:ERROR}
  -params {DISPLAY_FANOUT_LIMIT:16}
  -params {ENABLE_DESIGN_SEPARATION:true}
  -params {MERGE_SDC:true}
  -params {PA4_GB_MAX_RCLKINT_INSERTION:16}\
  -params {PA4_GB_MIN_GB_FANOUT_TO_USE_RCLKINT:30}\
  -params {PA4_GB_MAX_FANOUT_DATA_MOVE:2000}\
  -params {PA4_GB_COUNT:8}\
  -params {PDC_IMPORT_HARDERROR:true}
run_tool -name {COMPILE} #Takes no parameters
```

## Return

```
configure_tool -name {COMPILE}

Returns 0 on success and 1 on failure.

run_tool -name {COMPILE}

Returns 0 on success and 1 on failure.
```

# CONFIGURE\_CHAIN (SmartFusion2, IGLOO2, RTG4)

CONFIGURE\_CHAIN is a command tool used in run\_tool. The command run\_tool -name {CONFIGURE\_CHAIN} takes a script file that contains FlashPro-specific Tcl commands and passes them to FlashPro Express for execution.

```
run_tool -name {CONFIGURE_CHAIN} -script {fpro_cmds.tcl}
```

fpro\_cmds.tc1 is a Tcl script that contains FlashPro-specific Tcl commands to configure JTAG chain. For details on JTAG chain programming Tcl commands, refer to the Tcl commands section in FlashPro's Online Help.



Do not include any FlashPro project-management commands such as open\_project, save\_project, or close\_project in this fpro\_cmds.tcl script file. The run\_tool –name {CONFIGURE\_CHAIN} command generates these project-management commands for you.

**Note**: For a new Libero project without a JTAG chain, executing this command causes Libero to first add the existing design device to the JTAG chain and then execute the commands from the FlashPro script. If, for example, the FlashPro script <code>fpro\_cmds.tcl</code> contains commands to add four devices, executing the command run\_tool –name {CONFIGURE\_CHAIN} -script {<code>fpro\_cmds.tcl</code>} will create a JTAG chain of the Libero design device and the four devices. For existing Libero projects that already have a JTAG chain, the command is executed on the existing JTAG chain.

# Supported Families

SmartFusion2, IGLOO2, RTG4

# **Example**

```
run_tool -name {CONFIGURE_CHAIN} -script {d:/fpro_cmds.tcl}
#Example fpro_cmds.tcl command file for the -script parameter
add_actel_device \
  -file {./sd_prj/sp_g3/designer/impl1/sd1.stp} \
  -name {dev1}
enable_device -name {M2S050TS_5} -enable 0
add_non_actel_device \
  -ir 2 \
  -tck 1.00 \
  -name {Non-Microsemi Device}
add_non_actel_device \
  -ir 2 \
  -tck 1.00 \
  -name {Non-Microsemi Device (2)}
remove_device -name {Non-Microsemi Device}
set_device_to_highz -name {M2S050TS_5} -highz 1
add_actel_device \
  -device {M2S050TS} \
  -name {M2S050TS (3)}
select_libero_design_device -name {M2S050TS (3)}
```

#### Return

Returns 0 on success and 1 on failure.

# FLASH\_FREEZE (SmartFusion2, IGLOO2, RTG4)

FLASH\_FREEZE is a command tool used in configure\_tool. You use the configure\_tool -name {FLASH\_FREEZE} command to specify:

- The state of the uRAM and LSRAM when the FPGA fabric is in the Flash Freeze state.
- The MSS clock source when the FPGA fabric is in the Flash Freeze state.

```
configure_tool -name {FLASH_FREEZE}
-params {name:value}
-params {name:value}
```



#### configure tool -name (FLASH FREEZE) parameter:value pair

Params_name	<params_value></params_value>	Description
FF_RAM_STATE	Enum {SUSPEND   SLEEP }	Specifies the uRAM and LSRAM state during Flash Freeze. Default is SUSPEND.
FF_MSS_CLOCK	Enum {RCOSC_1MHZ   RCOSC_50MHZ}	Specifies the MSS Clock Source during Flash Freeze. Default is RCOSC_1MHZ.

# **Supported Families**

SmartFusion2, IGLOO2, RTG4

## **Example**

```
configure_tool -name {FLASH_FREEZE}\
  -params {FF_RAM_STATE:SUSPEND}\
  -params {FF_MSS_CLOCK:RCOSC_1MHZ}
```

#### Return

Returns 0 on success and 1 on failure.

# GENERATEPROGRAMMINGFILE (SmartFusion2, IGLOO2, and RTG4)

GENERATEPROGRAMMINGFILE is a command tool used in the configure\_tool command and the run\_tool command. The configure\_tool -name {GENERATEPROGRAMMINGFILE} Tcl command configures tool options. The run\_tool -name {GENERATEPROGRAMMINGFILE} Tcl command generates the Bitstream used for programming.

```
run_tool -name {GENERATEPROGRAMMINGFILE}
```

This command takes no parameters.

# **Supported Families**

SmartFusion2, IGLOO2, RTG4

### Return

Returns 0 on success and 1 on failure.

# PROGRAMDEVICE (SmartFusion2 and IGLOO2)

PROGRAMDEVICE is a command tool used in configure\_tool and run\_tool. Configure\_tool allows you to configure the tool's parameters and values prior to executing the tool. Run\_tool executes the tool with the configured parameters.

To program the design in Libero SoC, you must first configure the PROGRAMDEVICE tool with configure\_tool command and then execute the PROGRAMDEVICE command with the run\_tool command.

Use the commands to configure your programming action and the programming procedures associated with the program action.



```
configure_tool -name {PROGRAMDEVICE}
-params {prog_action:params_value}
-params {prog_optional_procedures:params_value}

run_tool -name {PROGRAMDEVICE}
```

## configure\_tool -name {PROGRAMDEVICE} parameter:value pair

Name	Value	Description
prog_action	String { PROGRAM   VERIFY   ERASE   DEVICE_INFO   READ_IDCODE   ENC_DATA_AUTHENTI CATION   VERIFY_DIGEST}	PROGRAM – Programs all selected family features: FPGA Array, targeted eNVM clients and security settings.  VERIFY – Verifies all selected family features: FPGA Array, targeted eNVM clients and security settings.  ERASE – Erases the selected family features: FPGA Array and security settings.  DEVICE_INFO – Displays the IDCODE, the design name, the checksum, and device security settings and programming environment information programmed into the device.READ_IDCODE – Reads the device ID code from the device.  ENC_DATA_AUTHENTICATION - Encrypted bitstream authentication data.  VERIFY_DIGEST – Calculates the digests for the components included in the bitstream and compares them against the programmed values
prog_optional_procedure s	Depends on the action from the prog_action parameter.	This parameter is optional. It is only required when the user wants to enable optional procedure.

## run\_tool -name {PROGRAMDEVICE} Parameter:value pair

Name	Value	Description
None		

# **Supported Families**

SmartFusion2, IGLOO2

# **Example**

```
configure_tool \
    -name {PROGRAMDEVICE} \
    -params {prog_action:PROGRAM} \
    -params {prog_optional_procedures:DO_VERIFY}\
configure_tool -name {PROGRAMDEVICE} -params {prog_action:DEVICE_INFO}\
run_tool -name {PROGRAMDEVICE} #Takes no parameters
```



#### Return

configure\_tool -name {PROGRAMDEVICE} returns 0 on success and 1 on failure. run\_tool -name {PROGRAMDEVICE} returns 0 on success and 1 on failure.

# PROGRAMMING\_BITSTREAM\_SETTINGS (RTG4 Only)

PROGRAMMING\_BITSTREAM\_SETTINGS is a command tool used in configure\_tool. Configure\_tool - name {PROGRAMMING\_BITSTREAM\_SETTINGS} sets the bitstream settings for your RTG4 devices.

```
configure_tool -name {PROGRAMMING_BITSTREAM_SETTINGS}
-params {name:value}
-params {name:value}
-params {name:value}
```

The following table lists the parameter names and values.

Name	Value	Description
system_controller_suspend_mode	true   false	When set to true, enables System Controller Suspend Mode when TRSTB is low during device power up. You can exit System Controller Suspend Mode by driving TRSTB high during device power up.
disable_digest_check	true   false	When set to true, it disables Probe Read/Write when TRSTB is low during device power up. You can enable Probe Read/Write by driving TRSTB high during device power up.
disable_jtag	true   false	When set to true, disables the JTAG interface when TRSTB is low during device power up. You can enable the JTAG interface by driving TRSTB high during device power up.
disable_fabric_erase_write _verify	true   false	When set to true, disables Fabric Erase/Write/Verify when TRSTB is low during device power up. You can enable Fabric Erase/Write/Verify by driving TRSTB high during device power up.
disable_probe_read_write	true   false	When set to true, disables Probe Read/Write when TRSTB is low during device power up. You can enable Probe Read/Write by driving TRSTB high during device power up.
disable_spi	true   false	When set to true, disables the SPI interface when TRSTB is low during device power up. You can enable the SPI interface by driving TRSTB high during device power up.

# **Supported Families**

RTG4



## **Example**

```
configure_tool \
  -name {PROGRAMMING_BITSTREAM_SETTINGS} \
  -params {disable_digest_check:false} \
  -params {disable_fabric_erase_write_verify:false} \
  -params {disable_jtag:true} \
  -params {disable_probe_read_write:false} \
  -params {disable_spi:false} \
  -params {one_time_programmable:false} \
  -params {system_controller_suspend_mode:true}
```

#### Return

Returns 0 on success and 1 on failure.

# PLACEROUTE (SmartFusion2, IGLOO2, RTG4)

PLACEROUTE is a command tool used in configure\_tool and run\_tool. Configure\_tool allows you to configure the tool's parameters and values prior to executing the tool. Run\_tool executes the PLACEROUTE command tool with the configured parameters.

To place and route the design in Libero SoC, you must first configure the PLACEROUTE tool with the configure\_tool command and then execute the PLACEROUTE command with the run\_tool command.

```
configure_tool -name {PLACEROUTE}
-params {name:value}
-params {name:value}
-params {name:value}
-params {name:value}
run_tool -name {PLACEROUTE}
```

The following tables list the parameter names and values.

## configure\_tool -name {PLACEROUTE} parameter:value pair

Name	Value	Description
TDPR	Boolean {true   false   1   0}	Set to true or 1 to enable Timing-Driven Place and Route. Default is 1.
PDPR	Boolean {true   false   1   0}	Set to true or 1 to enable Power-Driven Place and Route. Default is false or 0.
EFFORT_LEVEL	Boolean {true   false   1   0}	Set to true or 1 to enable High Effort Layout to optimize design performance. Default is false or 0.
INCRPLACEANDROUTE	Boolean {true   false   1   0}	Set to true or 1 to use previous placement data as the initial placement for the next run. Default is false or 0.
REPAIR_MIN_DELAY	Boolean {true   false   1   0}	Set to 1 to enable Repair Minimum Delay violations for the router when TDPR option is set to true or 1. Default is false.
NUM_MULTI_PASSES	Integer value {"1" through "25"}	Specifies the number of passes to run. The default is 5. Maximum is 25.
START_SEED_INDEX	Integer from "1" to "101"	Indicates the specific index into the array of



Name	Value	Description
		random seeds which is to be the starting point for the passes. Its value should range from 1 to 100. If not specified, the default behavior is to continue from the last seed index which was used.
MULTI_PASS_LAYOUT	Boolean {true   false   1   0}	Set to true or 1 to enable Multi-Pass Layout Mode for Place and Route. Default is false or 0.
MULTI_PASS_CRITERIA	{SLOWEST_CLOCK"   SPECIFIC_CLOCK   VIOLATIONS   TOTAL_POWER}	<ul> <li>Specifies the criteria used to run multi-pass layout:</li> <li>SLOWEST CIOCK: Use the slowest clock frequency in the design in a given pass as the performance reference for the layout pass.</li> <li>SPECIFIC_CLOCK: Use a specific clock frequency as the performance reference for all layout passes.</li> <li>VIOLATIONS: Use the pass that best meets the slack or timing-violations constraints. This is the default.</li> <li>TOTAL POWER: Specifies the best pass to be the one that has the lowest total power (static + dynamic) out of all layout passes.</li> </ul>
SPECIFIC_CLOCK	{Name_of_clock}	Applies only when MULTI_PASS_CRITERIA is set to SPECIFIC_CLOCK. It specifies the name of the clock in the design used for Timing Violation Measurement.
DELAY_ANALYSIS	max   min	Used only when MULTI_PASS_CRITERIA is set to "VIOLATIONS". Specifies the type of timing violations (slacks) to be examined. The default is 'max'.  • max: Use timing violations (slacks) obtained from maximum delay analysis  • min: Use timing violations (slacks) obtained from minimum delay analysis.
STOP_ON_FIRST_PASS	Boolean {true   false   1   0}	Applies only when MULTI_PASS_CRITERIA is set to "VIOLATIONS". It stops performing remaining passes if all timing constraints have been met (when there are no negative slacks reported in the timing violations report). Note: The type of timing violations (slacks) used is determined by the 'DELAY_ANALYSIS' parameter.
SLACK_CRITERIA	{WORST_SLACK   TOTAL_NEGATIVE_SLA CK}	Applies only when MULTI_PASS_CRITERIA is set to VIOLATIONS. Specifies how to evaluate the timing violations (slacks). The default is WORST_SLACK.  • WORST_SLACK: The largest amount of negative slack (or least amount of positive



Name	Value	Description
		slack if all constraints are met) for each pass is identified and then the largest value out of all passes will determine the best pass. This is the default.
		TOTAL_NEGATIVE_SLACK: The sum of negative slacks from the first 100 paths for each pass in the Timing Violation report is identified. The largest value out of all passes will determine the best pass. If no negative slacks exist for a pass, then use the worst slack to evaluate that pass. Note: The type of timing violations (slacks) used is determined by the 'DELAY_ANALYSIS' parameter.
RGB_COUNT	Integer from "1" to "8" (default is 8)	Allows an entity to override the placer's RGB/RCLK bandwidth constraint. This option is useful for Block Creation.
REPLICATION	Boolean {true   false   1   0}	Set to true or 1 to enable Driver Replication. Default is 1.

## run\_tool -name {PLACEROUTE}

# **Supported Families**

SmartFusion2, IGLOO2, RTG4

## **Example**

```
configure_tool -name {PLACEROUTE}\
  -params {TDPR:true}\
  -params {PDPR:false}\
  -params {EFFORT_LEVEL:true}\
  -params {INCRPLACEANDROUTE:false}\
run_tool -name {PLACEROUTE} #Takes no parameters
```

### Return

```
configure_tool -name {PLACEROUTE}

Returns 0 on success and 1 on failure.
run_tool -name {PLACEROUTE}

Returns 0 on success and 1 on failure.
```

# PROGRAM\_OPTIONS (SmartFusion2 and IGLOO2)

PROGRAM\_OPTIONS is a command tool used in configure\_tool. Configure\_tool allows you to configure the tool's parameters and values. This Tcl command is the Tcl equivalent of the Configure Bitstream options in the Design Flow window.

```
configure_tool -name {PROGRAM_OPTIONS}
-params {name:value}
[-params {name:value}]
```



The following table lists the parameter names and values.

## configure\_tool -name {PROGRAM\_OPTIONS} parameter:value pair

Name	Value	Description
program_envm	Boolean {true   false   1   0}	Include eNVM component in the programming bitstream ("true" only if eNVM available in the design).
program_fabric	Boolean {true   false   1   0}	Include fabric component in the programming bitstream.
program_mode	String (selected feature)	Only "selected_features" is supported.
program_security	Boolean {true   false   1   0}	Include custom security component in the programming bitstream ("true" only if custom security was defined).

# **Supported Families**

SmartFusion2, IGLOO2

## **Example**

```
configure_tool -name {PROGRAM_OPTIONS}\
  -params {program_envm:false}\
  -params {program_fabric:true}\
  -params {program_mode:selected_features}\
  -params {program_security:true}
```

### Return

Returns 0 on success and 1 on failure.

# PROGRAM\_RECOVERY (SmartFusion2, IGLOO2)

Configures the parameters in the Configure User Programming Data dialog box within Libero.

```
configure_tool -name {PROGRAM_RECOVERY}
-params {enable_auto_update:value}
-params {enable_prog_recovery:value}
-params {spi_clk_freq:value}
-params {spi_data_transfer_mode:value}
```

### **Arguments**

```
Enable_auto_update {true|false}
```

Enables auto update when set to true and disables it when set to false.

```
Enable_prog_recovery {true|false}
```

Enables programming recovery when set to true and disables when set to false.

```
{\tt Spi\_clk\_freq~\{1.00|2.08|3.13|4.16|5.00|6.25|8.30|12.50|25.00\}}
```

SPI clock frequency can be set to one of the values specified above.

```
Spi_data_transfer_mode {100}
```



SPI data transfer mode will set the values for SPS, SPO and SPH in the UI. SPS has a fixed value of 1. The user can change the values of only SPO and SPH to 0 or 1.

# **Supported Families**

SmartFusion2, IGLOO2

## **Exceptions**

None

## **Example**

The following example sets the auto update and programming recovery to be ON. SPI clock frequency is set to 25MHz. SPO and SPH are set to 0.

```
configure_tool -name {PROGRAM_RECOVERY}\
  -params {enable_auto_update:true}\
  -params {enable_prog_recovery:true}\
  -params {spi_clk_freq:25.00}\
  -params {spi_data_transfer_mode:100}
```

# PROGRAMMER\_INFO (SmartFusion2, IGLOO2)

PROGRAMMER\_INFO is a command tool used in configure\_tool. Configure\_tool -name {PROGRAMMER\_INFO} sets the programmer settings, similar to the way FlashPro commands set the programmer settings. This command supports all five programmers: FlashPro3, FlashPro4, FlashPro5, FlashPro and FlashPro Lite.

```
configure_tool -name {PROGRAMMER_INFO}
-params [{name:value}]
```

The following tables list the parameter names and values.

#### configure\_tool -name {PROGRAMMER\_INFO} parameter:value (FlashPro3)

Name	Value	Description
flashpro3_clk_mode	String {free_running_clk   discrete_clocking}	For FlashPro3 Programmer only.
flashpro3_force_freq	String {OFF   ON}	For FlashPro3 Programmer only.
flashpro3_ freq	Integer (Hertz)	For FlashPro3 Programmer only.
flashpro3_vpump	String {ON   OFF}	For Flash For FlashPro3 Programmer only.

## configure\_tool -name {PROGRAMMER\_INFO} Parameter:value (FlashPro4)

Name	Value	Description
flashpro4_clk_mode	String {free_running_clk   discrete_clocking}	For FlashPro4 Programmer only.
flashpro4_force_freq	String {OFF   ON}	For FlashPro4 Programmer only.
flashpro4_ freq	Integer (Hertz)	For FlashPro4 Programmer only.



Name	Value	Description
flashpro4_vpump	String {ON   OFF}	For FlashPro4 Programmer only.

# configure\_tool -name {PROGRAMMER\_INFO} Parameter:value (FlashPro5)

Name	Value	Description
flashpro5_clk_mode	String {free_running_clk   discrete_clocking}	For FlashPro5 Programmer only.
flashpro5_force_freq	String {OFF   ON}	For FlashPro5 Programmer only.
flashpro5_ freq	Integer (Hertz)	For FlashPro5 Programmer only.
flashpro5_vpump	String {ON   OFF}	For FlashPro5 Programmer only.

# configure\_tool -name {PROGRAMMER\_INFO} Parameter:value (FlashPro)

Name	Value	Description
flashpro_drive_trst	String {OFF   ON}	For FlashPro Programmer only.
flashpro_force_freq	String {OFF   ON}	For FlashPro Programmer only.
flashpro_force_vddp	String {ON   OFF}	For FlashPro Programmer only.
flashpro_freq	Integer (Hertz)	For FlashPro Programmer only.
flashpro_vddl	String {ON  OFF}	For FlashPro Programmer only.
flashpro_vddp	String {2.5V   3.3V}	For FlashPro Programmer only.
flashpro_vpn	String {ON   OFF}	For FlashPro Programmer only.
flashpro_vpp	String {ON   OFF}	For FlashPro Programmer only.

# configure\_tool -name {PROGRAMMER\_INFO} Parameter:value (FlashPro)

Name	Value	Description	
flashprolite_drive_trst	String {OFF   ON}	For FlashPro Lite Programmer only.	
flashprolite_force_freq	String {OFF   ON}	For FlashPro Lite Programmer only.	
flashprolite_freq	Integer (Hertz)	For FlashPro Lite Programmer only.	
flashprolite_vpn	String {ON   OFF}	For FlashPro Lite Programmer only.	
flashprolite_vpp	String {ON   OFF}	For FlashPro Lite Programmer only.	



For a detailed description of the parameters and values, refer to <u>Programmer Settings</u> in the Libero Online Help.

# **Supported Families**

SmartFusion2, IGLOO2

## **Examples**

### For FlashPro3 programmer

```
configure_tool -name {PROGRAMMER_INFO}\
  -params {flashpro3_clk_mode:free_running_clk}\
  -params {flashpro3_force_freq:OFF}\
  -params {flashpro3_freq:400000}\
  -params {flashpro3_vpump:ON}
```

#### For FlashPro4 programmer

```
configure_tool -name {PROGRAMMER_INFO}\
  -params {flashpro4_clk_mode:free_running_clk\}
  -params {flashpro4_force_freq:OFF}\
  -params {flashpro4_freq:400000}\
  -params {flashpro4_vpump:ON}
```

#### For FlashPro5 programmer

```
configure_tool -name {PROGRAMMER_INFO}\
  -params {flashpro5_clk_mode:free_running_clk}\
  -params {flashpro5_force_freq:OFF}\
  -params {flashpro5_freq:400000}\
  -params {flashpro5_vpump:ON}
```

#### For FlashPro programmer

```
configure_tool -name {PROGRAMMER_INFO}\
   -params {flashpro_drive_trst:OFF}\
   -params {flashpro_force_freq:ON}\
   -params {flashpro_force_vddp:ON}\
   -params {flashpro_freq:400000}\
   -params {flashpro_vddl:ON}\
   -params {flashpro_vddp:2.5}\
   -params {flashpro_vpn:ON}\
   -params {flashpro_vpp:ON}
```

#### For FlashPro Lite Programmer

```
configure_tool -name {PROGRAMMER_INFO}\
  -params {flashprolite_drive_trst:OFF}\
  -params {flashprolite_force_freq:ON}\
  -params {flashprolite_freq:400000}\
  -params {flashprolite_vpn:ON}\
  -params {flashprolite_vpp:ON}
```

### Return

Returns 0 on success and 1 on failure.



# SPM – SmartFusion2 and IGLOO2

To configure security using Tcl, you must use the configure\_tool Tcl command to pass the SPM configuration parameters.

```
configure_tool -name {SPM}
-params {name:value}
[-params {name:value}]+
```

## configure\_tool -name {SPM} parameter:value pair

Note: true | 1 will select the checkbox in the SPM UI

Name	Туре	Value	Description
back_level_bypass	bool	false   true   1   0	If true, will bypass the backlevel protection; Update Policy
back_level_protection	bool	false   true   1   0	If true, will set back level protection; Update Policy
back_level_update_v ersion	Integer	0 - 65535	Set back level version; Update Policy
debug_cortex_m3	bool	false   true   1   0	If true, will disable Cortex M3 debug. This lock bit is protected by DPK; Debug Policy; SmartFusion2 only
debug_digest_reque st	bool	false   true   1   0	If true, disables design digest check request via JTAG and SPI. Use FlashLock/UPK1 to allow digest check; Debug Policy
debug_disable_jtag	bool	false   true   1   0	If true, disables JTAG (1149.1) test instructions (HIGHZ, EXTEST, INTEST, CLAMP, SAMPLE, and PRELOAD). I/Os will be tri-stated when in JTAG programming mode. Use FlashLock/UPK1 to unlock; Debug Policy
debug_passkey	hex	64 hex characters	Value of DPK; Debug Policy
debug_ujtag_access	bool	false   true   1   0	If true, disables access to UJTAG. Use FDPK to unlock; Debug Policy
disable_user_encryp tion_key_1	bool	false   true   1   0	If true, disables UEK1; Key Mode Policy
disable_user_encryp tion_key_2	bool	false   true   1   0	If true, disables UEK2; Key Mode Policy
disable_user_encryp tion_key_3	bool	false   true   1   0	If true, disables UEK3  Note: UEK3 is only available for M2S060, M2GL060, M2S090, M2GL090, M2S150, and M2GL150 devices. All other devices will set this to



Name	Туре	Value	Description
			false by default. See the SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide for details.
			Key Mode Policy
factory_access	string	Flashlock   permanent   open	Sets Microsemi factory test mode access level
			Open: All Microsemi factory test mode access without FlashLock/UPK1
			FlashLock (default): Microsemi factory test mode is disabled. FlashLock/UPK1 is required to unlock.
			Permanent: Permanently disable Microsemi factory test mode access
iap_isp_services	bool	false   true   1   0	If true, disables access to IAP/ISP services; Update Policy
security_key_mode	string	Default   custom	Default: Bitstream encrypted with default key. No security lock bits are set.
			Custom: Custom security settings. Allows user encryption keys, security policy settings, and Microsemi factory test mode access level.
smartdebug_access	string	Full   none	Full: SmartDebug has full access to debug features
			None: Disable read/write access to SmartDebug architecture. DPK is required for read/write access. Debug Policy
update_auto_prog_l ock	bool	false   true   1   0	If true, disables Auto Programming; Update Policy
update_envm_protec tion	bool	Passkey   open	Open: Updates to eNVM are allowed using UEK1 or UEK2; FlashLock/UPK1 is NOT required for updates
			Passkey: eNVM updates are disabled. Use FlashLock/UPK1 to unlock Write/Verify/Read operations.
			Update Policy
update_fabric_protec tion	bool	Passkey   open	Open: Updates to Fabric are allowed using UEK1 or UEK2; FlashLock/UPK1 is NOT required for updates



Name	Туре	Value	Description
			Passkey: Fabric updates are disabled. Use FlashLock/UPK1 to unlock Erase/Write/Verify operations.
			Update Policy
update_jtag_lock	bool	false   true   1   0	If true, disables access to JTAG programming. Use FlashLock/UPK1 to unlock; Update Policy
update_spi_slave_lo ck	bool	false   true   1   0	If true, disables access to SPI Slave. Use FlashLock/UPK1 to unlock; Update Policy
use_debug_policy	bool	false   true   1   0	If true, Debug Policy will be used
use_key_mode_polic y	bool	false   true   1   0	If true, Key Mode Policy will be used
use_update_policy	bool	false   true   1   0	If true, Update Policy will be used
use_user_key_set_1	bool	false   true   1   0	If true, enables User Key Set 1
use_user_key_set_2	bool	false   true   1   0	If true, enables User Key Set 2
use_user_key_set_3	bool	false   true   1   0	If true, enables User Key Set 3
			Note: User Key Set 3 is only available for M2S060, M2GL060, M2S090, M2GL090, M2S150, and M2GL150 devices.
user_encryption_key _1	hex	64 hex characters	Value of UEK1
user_encryption_key _2	hex	64 hex characters	Value of UEK2
user_encryption_key	hex	64 hex characters	Value of UEK3
_3			Note: UEK3 is only available for M2S060, M2GL060, M2S090, M2GL090, M2S150, and M2GL150 devices. All other devices will set this to false by default. See the SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide for details.
user_passkey_1	hex	64 hex characters	Value of Flashlock/UPK1
user_passkey_2	hex	64 hex characters	Value of UPK2
user_security_policy _protection	string	Flashlock permanen t	Flashlock: User keys and Security policies will be protected from erase/write by FlashLock/UPK1



Name	Туре	Value	Description
			Permanent: Permanently protect UEK1, UEK2, Security Policies, and Microsemi factory test mode access level. NOTE: Once programmed, these settings cannot be changed.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

```
configure_tool \
 -name {SPM} \
 -params {back_level_bypass:false} \
 -params {back_level_protection:false} \
 -params {back_level_update_version:} \
 -params {debug_cortex_m3:false} \
 -params {debug_digest_request:false} \
  -params {debug_disable_jtag:false} \
 -params {debug_passkey:} \
 -params {debug_ujtag_access:false} \
 -params {disable_user_encryption_key_1:false} \
 -params {disable_user_encryption_key_2:false} \
 -params {disable_user_encryption_key_3:false} \
 -params {factory_access:flashlock} \
 -params {iap_isp_services:true} \
 -params {security_key_mode:custom} \
 -params {smartdebug_access:full} \
 -params {update_auto_prog_lock:true} \
  -params {update_envm_protection:passkey} \
 -params {update_fabric_protection:passkey} \
 -params {update_jtag_lock:false} \
 -params {update_spi_slave_lock:false} \
 -params {use_debug_policy:false} \
 -params {use_key_mode_policy:false} \
 -params {use_update_policy:false} \
 -params {use_user_key_set_1:true} \
  -params {use_user_key_set_2:false} \
 -params {use_user_key_set_3:false} \
  -params
  {user_encryption_key_1:9E108123949848EC7453336DFBBC0CAE60C8541C2AFA7010FA209F7396F3EA17}
 -params {user_encryption_key_2:} \
  -params {user_encryption_key_3:} \
  -params
  {user_passkey_1:B52EED23B1C4C5BAE1384791CE4F7A069D940A6933329A0A9CE5B24E21C13D39} \
 -params {user_passkey_2:} \
 -params {user_security_policy_protection:flashlock}
```



#### Return

Returns 0 on success and 1 on failure.

# **SYNTHESIZE**

SYNTHESIZE is a command tool used in configure\_tool and run\_tool. Configure\_tool is a general-purpose Tcl command that allows you to configure a tool's parameters and values prior to executing the tool. The run\_tool Tcl command then executes the specified tool with the configured parameters.

To synthesize your design in Libero SoC, you first configure the synthesize tool with the configure\_tool command and then execute the command with the run\_tool command.

```
configure_tool -name {SYNTHESIZE}
    -params {name:value}
    [-params {name:value}]
run_tool -name {SYNTHESIZE}
```

The following tables list the parameter names and values.

## configure\_tool -name {SYNTHESIZE} parameter:value pair

Name	Value	Description
CLOCK_ASYNC	Integer	Specifies the threshold value for asynchronous pin promotion to a global net. The default is 12.
CLOCK_GLOBAL	Integer	Specifies the threshold value for Clock pin promotion. The default is 2.
CLOCK_DATA	Integer value between 1000 and 200,000.	Specifies the threshold value for data pin promotion. The default is 5000.
RAM_OPTIMIZED_FO R_POWER	Boolean {true   false   1   0}	Set to true or 1 to optimize RAM for Low Power; RAMS are inferred and configured to ensure the lowest power consumption. Set to false or 0 to optimize RAM for High Speed at the expense of more FPGA resources.
RETIMING	Boolean {true   false   1   0}	Set to true or 1 to enable Retiming during synthesis. Set to false or 0 to disable Retiming during synthesis.
SYNPLIFY_OPTIONS	String	Specifies additional synthesis-specific options. Options specified by this parameter override the same options specified in the user Tcl file if there is a conflict.
SYNPLIFY_TCL_FILE	String	Specifies the absolute or relative path name to the user Tcl file containing synthesis-specific options.
BLOCK_MODE	Boolean {true   false   1   0}	Set to true or 1 when you have blocks in your design and you want to enable the Block mode. Set it to false or 0 if you don't have blocks in your design. Default is false or 0.
BLOCK_PLACEMENT	String	Instructs the COMPILE engine what to do when



Name	Value	Description
_CONFLICTS	{ERROR KEEP LOCK DISCAR D}	the software encounters a placement conflict. When set to: ERROR - Compile errors out if any instance from a Designer block becomes unplaced. This is the default.  KEEP - If some instances get unplaced for any reason, the non-conflicting elements remaining are preserved but not locked. Therefore, the placer can move them into another location if necessary. LOCK - If some instances get unplaced for any reason, the non-conflicting elements remaining are preserved and locked.  DISCARD – Discards any placement from the block, even if there are no conflicts.
BLOCK_ROUTING_C ONFLICTS	String {ERROR KEEP LOCK DISCAR D}	Instructs the COMPILE engine what to do when the software encounters a routing conflict. When set to: ERROR - Compile errors out if any route in any preserved net from a Designer block is deleted. This is the default.  KEEP – If a route is removed from a net for any reason, the routing for the non-conflicting nets is kept unlocked. The router can re-route these nets. LOCK – If routing is removed from a net for any reason, the routing for the non-conflicting nets is kept as locked, and the router will not change them.  DISCARD - Discards any routing from the block, even if there are no conflicts.
PA4_GB_COUNT	Integer	The number of available global nets is reported. Minimum for all dies is "0". Default and Maximum values are die-dependent: 005/010 die: Default = Max = 8 025/050/060/090/150 die: Default=Max=16 RT4G075/RT4G150: Default=24, Max=48. Note: For RTG4, default is 48.
PA4_GB_MAX_RCLKI NT_INSERTION	Integer	Specifies the maximum number of global nets that could be demoted to row-globals. Default is 16, Min is 0 and Max is 50.
PA4_GB_MIN_GB_FA NOUT_TO_USE_RCL KINT	Integer	Specifies the Minimum fanout of global nets that could be demoted to row-globals. Default is 300. Min is 25 and Max is 5000.
LANGUAGE_SYSTEM _VLOG	Boolean {true   false}	Set to true if the Verilog files contain System Verilog constructs.
LANGUAGE_VERILO G_2001	Boolean {true   false}	Set to true if Verilog files contain Verilog 2001 constructs.
LANGUAGE_VHDL_2 008	Boolean {true   false}	Set to true if VHDL standard is VHDL 2008.



### run\_tool -name {SYNTHESIZE}

## **Example**

```
configure_tool -name {SYNTHESIZE} -params {BLOCK_MODE:false}\
     -params {BLOCK_PLACEMENT_CONFLICTS:ERROR} -params\
     BLOCK_ROUTING_CONFLICTS:ERROR} -params {CLOCK_ASYNC:12}\
     -params {CLOCK_DATA:5010} -params {CLOCK_GLOBAL:2} -params\
     -params {PA4_GB_MAX_RCLKINT_INSERTION:16} -params\
     {PA4_GB_MIN_GB_FANOUT_TO_USE_RCLKINT:299} -params\
     {RAM_OPTIMIZED_FOR_POWER:false} -params {RETIMING:false}
     -params {SYNPLIFY_OPTIONS:
     set_option -run_prop_extract 1;
     set_option -maxfan 10000;
     set_option -clock_globalthreshold 2;
     set_option -async_globalthreshold 12;
     set_option -globalthreshold 5000;
     set_option -low_power_ram_decomp 0;}\
     -params {SYNPLIFY_TCL_FILE:C:/Users/user1/Desktop/tclflow/synthesis/test.tcl}
run_tool -name {SYNTHESIZE} #Takes no parameters
```

#### Return

```
configure_tool -name {SYNTHESIZE}

Returns 0 on success and 1 on failure.
run_tool -name {SYNTHESIZE}

Returns 0 on success and 1 on failure.
```

# USER\_PROG\_DATA (SmartFusion2, IGLOO2)

USER\_PROG\_DATA is a command tool used in configure\_tool. Configure\_tool -name {USER\_PROG\_DATA} sets the Design Version and Silicon Signature in your device.

```
configure_tool -name {USER_PROG_DATA}
-params {name:value}
-params {name:value}
```

The following table lists the parameter names and values.

## configure\_tool -name {USER\_PROG\_DATA} parameter:value pair

Name	Value	Description
design_version	Integer (0 through 65535)	Sets the design version. It must be greater than the Back level version in SPM Update Policy.
silicon_signature	Hex { <max 8="" characters="" hex="" length="">}</max>	32-bit (8 hex characters) silicon signature to be programmed into the device. This field can be read from the device using the JTAG USERCODE instruction.

# **Supported Families**

SmartFusion2, IGLOO2



## **Example**

```
configure_tool -name {USER_PROG_DATA}\
  -params {design_version:255}\
  -params {silicon_signature:abcdffff}
```

#### Return

Returns 0 on success and 1 on failure.

# VERIFYPOWER (SmartFusion2, IGLOO2, RTG4)

VERIFYPOWER is a command tool used in run\_tool. The command run\_tool passes a script file that contains power-specific Tcl commands to the VERIFYPOWER command and executes it.

```
run_tool -name {VERIFYPOWER} -script {power_analysis.tcl}
```

where

where

<power\_analysis.tcl> is a script that contains power-specific Tcl commands. You can include power-specific Tcl commands to generate power reports. See the sample power\_analysis Tcl Script below for details.

#### Return

Returns 0 on success and 1 on failure.

## **Supported Families**

SmartFusion2, IGLOO2, RTG4

# **Example**

```
run_tool -name {VERIFYPOWER} -script {<power_analysis.tcl>}
```

#### Sample power analysis Tcl Script <power analysis.tcl>

The following example changes SmartPower operating condition settings from the default to 40C junction temperature and 1.25V VDD.

It then creates a report called A4P5000\_uSRAM\_POWER\_64X18\_power\_report.txt.

# Change from pre-defined temperature and voltage mode (COM,IND,MIL) to SmartPower custom

```
smartpower_set_temperature_opcond -use "design"
smartpower_set_voltage_opcond -voltage "VDD" -use "design"
# Set the custom temperature to 40C ambient temperature.
```

smartpower\_temperature\_opcond\_set\_design\_wide -typical 40 -best 40 -worst 40

```
# Set the custom voltage to 1.25V
smartpower_voltage_opcond_set_design_wide -voltage "VDD" -typical 1.25 -best 1.25 -worst
1.25
```

# VERIFYTIMING (SmartFusion2, IGLOO2, RTG4)

VERIFYTIMING is a command tool used in run\_tool. Run\_tool passes a script file that contains timing-specific Tcl commands to the VERIFYTIMING command and executes it.

```
run_tool -name {VERIFYTIMING} -script {timing.tcl}
```



<timing.tcl> is a script that contains SmartTime-specific Tcl commands. You can include SmartTime-specific Tcl commands to create user path sets and to generate timing reports. See sample the Sample SmartTime Tcl Script below for details.

# **Supported Families**

SmartFusion2, IGLOO2, RTG4

## **Example**

```
run_tool -name {VERIFYTIMING} -script {<timing.tcl>}
```

### Return

Returns 0 on success and 1 on failure.

## Sample SmartTime Tcl Script <timing.tcl>

```
# Create user path set -from B_reg
create_set -name from_B_reg \
  -source {B_reg*[*]:CLK} \
  -sink {*}
# Create user set -from A, B, C
create_set -name from_in_ports \
  -source {A B C} \
  -sink {*}
# Generate Timing Reports
Report \
  -type timing \
  -analysis min \
  -format text \
  -max_paths 10 \
  -print_paths yes \
  -max_expanded_paths 10 \
  -include_user_sets yes \
  min_timing.rpt
# Export SDC
write_sdc -scenario {Primary} exported.sdc
#save the changes
save
```



# Command Tools - SmartFusion, IGLOO, ProASIC3, and Fusion

# COMPILE (SmartFusion, IGLOO, ProASIC3, and Fusion)

COMPILE is a command tool used in configure\_tool and run\_tool. Configure\_tool allows you to configure the tool's parameters and values prior to executing the tool. Run\_tool executes the tool with the configured parameters.

To compile the design in Libero SoC, you must first configure the compile tool with the configure\_tool command and then execute the COMPILE command with the run\_tool command.

```
configure_tool -name {COMPILE}
-params {name:value}
[-params {name:value}]
run_tool -name {COMPILE}
```

The following tables list the parameter names and values.

## configure\_tool -name {COMPILE} parameter:value pair

Name	Value	Description
MERGEPDC	Boolean (true   false   1   0)	Set to true or 1 to merge PDC file(s) with existing physical constraints. Default is false or 0.
MERGESDC	Boolean {true   false   1   0}	Set to true or 1 to merge SDC file(s) with existing timing constraints. Default is false or 0.

#### run\_tool -name {COMPILE} Parameter:value pair

Name	Value	Description
NONE		

## **Supported Families**

SmartFusion, IGLOO, ProASIC3, and Fusion

## **Example**

```
configure_tool -name {COMPILE}
  -params {MERGEPDC:true}
  -params {MERGESDC:true}
run_tool -name {COMPILE} #Takes no parameters
```

#### Return

```
configure_tool -name {COMPILE}
  Returns 0 on success and 1 on failure.
run_tool -name {COMPILE}
```



Returns 0 on success and 1 on failure.

# EXPORTIBIS (SmartFusion, IGLOO, ProASIC3, Fusion)

EXPORTIBIS is a command tool used in the run\_tool Tcl command to export the I/O buffer Information Specification (IBIS) file.

The IBIS (\*.ibs) file is exported to cyclect\_folder>/designer/impl1/<design\_name>.ibs.

```
run_tool -name {EXPORTIBIS}
```

This command takes no parameters.

#### Return

Returns 0 on success and 1 on failure.

# **Supported Families**

SmartFusion, IGLOO, ProASIC3, and Fusion

# EXPORTPIN (SmartFusion, IGLOO, ProASIC3, and Fusion)

EXPORTPIN is a command tool used in the configure\_tool and run\_tool Tcl commands. Configure\_tool allows you to configure the tool's parameters and values prior to executing the tool. The run\_tool command executes the tool with the configured parameters.

To use Libero SoC's batch mode to export the pin report file of your design, first configure the EXPORTPIN tool with configure\_tool command, and then execute the EXPORTPIN command with the run\_tool command.

```
configure_tool -name {EXPORTPIN}
-params {name:value}
-params {name:value}
run_tool -name {EXPORTPIN}
```

The following tables list the parameter names and values.

## configure\_tool -name {EXPORTPIN} parameter:value pair

Name	Value	Description
PINRPT_BY_NAME	Boolean (true   false   1   0)	Set to true or 1 to have the pin report sorted by name. Default is 1.
PINRPT_BY_NUMBER	Boolean {true   false   1   0}	Set to true or 1 to have the pin report sorted by package pin number. Default is false or 1.

#### run\_tool -name {EXPORTPIN} Parameter:value pair

Name	Value	Description
NONE		



## **Supported Families**

SmartFusion, IGLOO, ProASIC3, and Fusion

## **Example**

```
configure_tool -name {EXPORTPIN}\
  -params {PINRPT_BY_NAME:true}\
  -params {PINRPT_BY_NUMBER:false}\
run_tool -name {EXPORTPIN} #Takes no parameters
```

#### Return

```
configure_tool -name {EXPORTPIN}
Returns 0 on success and 1 on failure.
run_tool -name {EXPORTPIN}
Returns 0 on success and 1 on failure.
```

# EXPORTPROGRAMMINGFILE (SmartFusion, IGLOO, ProASIC3, and Fusion)

EXPORTPROGRAMMINGFILE is a command tool used in the run\_tool command. The run\_tool -name {EXPORTPROGRAMMINGFILE} Tcl command runs FlashPro in batch mode. It exports a STAPL file with all features available in the design. STAPL is the default file type for FlashPro. If you want to export file types other than STAPL, you must use the FlashPro GUI to specify the exported file type before running this Tcl command in batch mode.

Refer to Export Programming File for details.

```
run_tool -name {EXPORTPROGRAMMINGFILE}
```

This command takes no parameters.

#### Return

Returns 0 on success and 1 on failure.

# Supported Families

SmartFusion, IGLOO, ProASIC3, and Fusion

# EXPORTSDF (SmartFusion, IGLOO, ProASIC3, and Fusion)

EXPORTSDF is a command tool used in the run\_tool Tcl command to export the backannotated files for postlayout simulation: <design\_name>\_ba.vhd.

The backannotated files are exported to <project\_folder>/designer/impl1/<design\_name>\_ba.sdf and <project\_folder>/designer/impl1/<design\_name>\_ba.v (for Verilog project) or <project\_folder>/designer/impl1/<design\_name>\_ba.vhd (for VHDL project)

```
run_tool -name {EXPORTSDF}
```

This command takes no parameters.

#### Return

Returns 0 on success and 1 on failure.



## **Supported Families**

SmartFusion, IGLOO, ProASIC3, and Fusion

# GENERATEPROGRAMMINGDATA (SmartFusion, IGLOO, ProASIC3, and Fusion)

GENERATEPROGRAMMINGDATA is the name of a command tool used in the run\_tool command. The run\_tool -name {GENERATEPROGRAMMINGDATA} Tcl command generates the necessary files needed for generating programming bitstream files.

```
run_tool -name {GENERATEPROGRAMMINGDATA}
```

This command takes no parameters.

#### Return

Returns 0 on success and 1 on failure.

# **Supported Families**

SmartFusion, IGLOO, ProASIC3, and Fusion

# PLACEROUTE (SmartFusion, IGLOO, ProASIC3, and Fusion)

PLACEROUTE is a command tool used in configure\_tool and run\_tool. Configure\_tool allows you to configure the tool's parameters and values prior to executing the tool. Run\_tool executes the tool with the configured parameters.

To compile the design in Libero SoC, you must first configure the compile tool with the configure\_tool command and then execute the PLACEROUTE command with the run\_tool command.

```
configure_tool -name {PLACEROUTE}
-params {name:value}
-params {name:value}
run_tool -name {PLACEROUTE}
```

The following tables list the parameter names and values.

#### configure\_tool -name {PLACEROUTE} parameter:value pair

Name	Value	Description
TDPR	Boolean {true   false   1   0}	Set to true or 1 to enable Timing-Driven Place and Route. Default is 1.
INCRPLACEANDROUTE	Boolean {true   false   1   0}	Set to true or 1 to enable Incremental Place and Route. Default is false or 0.



## run\_tool -name {PLACEROUTE} Parameter:value pair

Name	Value	Description
NONE		

# **Supported Families**

SmartFusion, IGLOO, ProASIC3, and Fusion

## **Example**

```
configure_tool -name {PLACEROUTE}\
  -params {TDPR:true}\
  -params {INCRPLACEANDROUTE:true}\
run_tool -name {PLACEROUTE} #Takes no parameters
```

### Return

```
configure_tool -name {PLACEROUTE}

Returns 0 on success and 1 on failure.
run_tool -name {PLACEROUTE}

Returns 0 on success and 1 on failure.
```

# PUBLISHBLOCK (SmartFusion, IGLOO, ProASIC3, and Fusion)

PUBLISHBLOCK is a command tool used in configure\_tool and run\_tool. Configure\_tool allows you to configure the tool's parameters and values prior to executing the tool. Run\_tool executes the PUBLISHBLOCK command tool with the configured parameters.

From a project with Block Design Flow enabled, you can publish block information which can then be imported into the top level project as part of the bottom-up design methodology. To publish block information, you must first configure the PUBLISHBLOCK tool with the configure\_tool command and then execute the PUBLISHBLOCK command with the run tool command.

```
configure_tool -name {PUBLISHBLOCK}
-params {name:value}
-params {name:value}
-params {name:value}
-params {name:value}
run_tool -name {PUBLISHBLOCK}
```

# configure\_tool -name {PUBLISHBLOCK} parameter:value pair

Params_name	<params_value></params_value>	Description
LANGUAGE	String {verilog   vhdl}	Set to Verilog or VHDL as the Block Hardware Description Language. The default is the preferred HDL type set in your project setting.
PLACEMENT	Boolean {true   false   1   0}	Set to true or 1 to publish placement information for the block. Default is false or 0.
ROUTING	Boolean {true   false   1   0}	Set to true or 1 to retain the region constraint information with the block. Default is false or 0.



Params_name	<params_value></params_value>	Description
REGION	Boolean {true   false   1   0}	Set to true or 1 to retain the region constraint information with the block. Default is false or 0.

## Run\_tool -name {PUBLISHBLOCK} Parameter:value pair

Params_name	<params_value></params_value>	Description
NONE		

# **Supported Families**

SmartFusion, IGLOO, ProASIC3, and Fusion

# **Example**

```
configure_tool -name {PUBLISHBLOCK}\
  -params {LANGUAGE_VERILOG_2001:true}\
  -params {PLACEMENT:true}\
  -params {ROUTING:true}\
  -params {REGION:true}

run_tool -name {PUBLISHBLOCK} #Takes no parameters
```

## Return

```
configure_tool -name {PUBLISHBLOCK}

Returns 0 on success and 1 on failure.

run_tool -name {PUBLISHBLOCK}

Returns 0 on success and 1 on failure.

Returns 0 on success and 1 on failure.

run_tool -name {SYNTHESIZE}
```

Returns 0 on success and 1 on failure.

# VERIFYTIMING (SmartFusion, IGLOO, ProASIC3, and Fusion)

VERIFYTIMING is a command tool used in run\_tool. Run\_tool executes the VERIFYTIMING command. By default, the max\_delay, min\_delay and timing\_violation reports are generated when the command is run. For more advanced features such as setting timing constraints, exporting timing constraints and setting user paths, you must invoke Designer and execute the SmartTime-specific Tcl commands from Designer.

```
run_tool -name {VERIFYTIMING}
```

# **Supported Families**

SmartFusion, IGLOO, ProASIC3, and Fusion

# **Example**

```
run_tool -name {VERIFYTIMING}
```

#### Return

Returns 0 on success and 1 on failure.



# SmartDebug Tcl Commands - SmartFusion2, IGLOO2, and RTG4

# add\_probe\_insertion\_point

This Tcl command adds probe points to be connected to user-specified I/Os for probe insertion flow.

add\_probe\_insertion\_point -net net\_name -driver driver -pin package\_pin\_name -port port name

# **Arguments**

```
-net net_name
```

Name of the net used for probe insertion.

-driver driver

Driver of the net.

-pin package\_pin\_name

Package pin name (i.e. I/O to which the net will be routed during probe insertion).

-port port\_name

User-specified name for the probe insertion point.

## **Supported Families**

SmartFusion2, IGLOO2, RTG4

## **Example**

```
add_probe_insertion_point -net {count_out_c[0]} -driver {Counter_8bit_0_count_out[0]:Q} -
pin {H5} -port {Probe_Insert0}
```

# add\_to\_probe\_group (SmartFusion2, IGLOO2, and RTG4)

Tcl command; adds the specified probe points to the specified probe group.

```
add_to_probe_group -name probe_name -group group_name
```

## **Arguments**

```
-name probe_name
```

Specifies one or more probes to add.

-group group\_name

Specifies name of the probe group.

# **Supported Families**

SmartFusion2, IGLOO2, and RTG4

## **Example**



```
-name out.out[1].out[1]:Q \
-group my_new_grp
```

# create\_probe\_group (SmartFusion2, IGLOO2, and RTG4)

Tcl command; creates a new probe group.

```
create_probe_group -name group_name
```

# **Arguments**

```
-name group_name
```

Specifies the name of the new probe group.

# **Supported Families**

SmartFusion2, IGLOO2, and RTG4

## **Example**

```
create_probe_group -name my_new_grp
```

# delete\_active\_probe

Tcl command; deletes either all or the selected active probes.

Note: You cannot delete an individual probe from the Probe Bus.

```
delete_active_probe -all | -name probe_name
```

## **Arguments**

-all

Deletes all active probe names.

-name probe\_name

Deletes the selected probe names.

# **Supported Families**

SmartFusion2, IGLOO2, and RTG4

## **Example**

# export\_smart\_debug\_data (SmartFusion2, IGLOO2, and RTG4)

Tcl command; exports debug data for the SmartDebug application.

```
export_smart_debug_data [device_components] [bitstream_components] [-file_name {file} [-
export_dir {dir}] [-force_rtg4_otp 0 / 1]
```



The command corresponds to the Export SmartDebug Data tool in Libero. The command creates a file with the extension "ddc" that contains data based on selected options. This file is used by SmartDebug to create a new SmartDebug project, or it can be imported into a device in SmartDebug.

- If you not specify any design components, all components available in the design will be included by default.
- The generate\_bitstream parameter is required if you want to generate bitstream file and include it in the exported file.
  - You must specify the bitstream components you want to include in the generated bitstream file or all available components will be included.
  - If you choose to include bitstream, and the design has custom security, the custom security bitstream component must be included.

# **Arguments**

#### device\_components

The following device components can be selected. Specify "1" to include the component, and "0" if you do not want to include the component.

```
-probes <1|0>
-package_pins <1|0>
-memory_blocks <1|0>
-envm_data <1|0>
-security_data <1|0>
-chain <1|0>
-programmer_settings <1|0>
-io_states <1|0>
```

#### bitstream\_components

The following bitstream components can be selected. Specify "1" to include the component, and "0" if you do not want to include the component.

```
-generate_bitstream <1|0>
-bitstream_security <1|0>
-bitstream_fabric <1|0>
-bitstream_envm <1|0>
-file_name file
```

Name of exported file with extension "ddc".

```
-export_dir dir
```

Location where DDC file will be exported. If omitted, design export folder will be used.

```
-force_rtg4_otp 0 / 1
```

Enforces the use of one-time programming (OTP).

## **Supported Families**

SmartFusion2, IGLOO2, and RTG4

## **Example**

The following example shows the export\_smart\_debug\_data command with all parameters:

```
export_smart_debug_data \
-file_name {sdl} \
-export_dir {d:\sd_prj\test3T\designer\sdl\export} \
-force_rtg4_otp 1\
-probes 1 \
-package_pins 0 \
-memory_blocks 1 \
-envm_data 0 \
```



```
-security_data 1 \
-chain 1 \
-programmer_settings 1 \
-ios_states 1 \
-generate_bitstream 0 \
-bitstream_security 0 \
-bitstream_fabric 0 \
-bitstream_envm 0
```

The following example shows the command with no parameters:

```
export_smart_debug_data
```

# get\_programmer\_info

This Tcl command lists the IDs of all FlashPRO programmers connected to the machine.

```
get_programmer_info
```

This command takes no arguments.

## **Supported Families**

SmartFusion2, IGLOO2, RTG4

## **Example**

```
set a [get_programmer_info]
```

# load\_active\_probe\_list

Tcl command; loads the list of probes from the file.

```
load_active_probe_list -file file_path
```

## **Arguments**

```
-file file_path
```

The input file location.

## **Supported Families**

SmartFusion2, IGLOO2, and RTG4

## **Example**

```
load_active_probe_list -file "./my_probes.txt"
```

# loopback\_test (SmartFusion2, IGLOO2, RTG4)

Tcl command; used to start and stop the loopback tests.

```
loopback_test [-deviceName device_name] -start -serdes num -lane num -type LoopbackType loopback_test [-deviceName device_name] -stop -serdes num -lane num
```

## **Arguments**

-deviceName device\_name



Parameter is optional if only one device is available in the current configuration or set for debug (see the SmartDebug User's Guide for details).

```
-start
```

Starts the loopback test.

-stop

Stops the loopback test.

-serdes num

Serdes block number. Must be between 0 and 4 and varies between dies.

-lane num

Serdes lane number. Must be between 0 and 4

-type LoopbackType

Specifies the loopback test type. Must be meso (PCS Far End PMA RX to TX Loopback)

## **Supported Families**

SmartFusion2, IGLOO2, RTG4

## **Example**

```
loopback_test -start -serdes 1 -lane 1 -type meso
loopback_test -start -serdes 0 -lane 0 -type plesio
loopback_test -start -serdes 1 -lane 2 -type parallel
loopback_test -stop -serdes 1 -lane 2
```

# move\_to\_probe\_group (SmartFusion2, IGLOO2, and RTG4)

Tcl command; moves the specified probe points to the specified probe group.

Note: Probe points related to a bus cannot be moved to another group.

```
move_to_probe_group -name probe_name -group group_name
```

# **Arguments**

```
-name probe_name
```

Specifies one or more probes to move.

-group group\_name

Specifies name of the probe group.

# **Supported Families**

SmartFusion2, IGLOO2, and RTG4

# **Example**

# prbs\_test (SmartFusion2, IGLOO2, RTG4)

Tcl command; used in PRBS test to start, stop, reset the error counter and read the error counter value.

```
prbs_test [-deviceName device_name] -start -serdes num -lane num [-near] -patternType
prbs_test [-deviceName device_name] -stop -serdes num -lane num
```



```
prbs_test [-deviceName device_name] -reset_counter -serdes num -lane num
prbs_test [-deviceName device_name] -read_counter -serdes num -lane num
```

# **Arguments**

```
-deviceName device_name
```

Parameter is optional if only one device is available in the current configuration or set for debug (see the SmartDebug User's Guide for details).

-start

Starts the prbs test.

-stop

Stops the prbs test.

-reset\_counter

Resets the prbs error count value to 0.

-read\_counter

Reads and prints the error count value.

-serdes num

Serdes block number. Must be between 0 and 4 and varies between dies.

-lane num

Serdes lane number. Must be between 0 and 4.

-near

Corresponds to near-end (on-die) option for prbs test. Not specifying implies off-die.

-pattern PatternType

The pattern sequence to use for PRBS test. It can be one of the following:

prbs7, prbs11, prbs23, or prbs31

# **Supported Families**

SmartFusion2, IGLOO2, RTG4

## **Example**

```
prbs_test -start -serdes 1 -lane 0 -near -pattern prbs11
prbs_test -start -serdes 2 -lane 2 -pattern custom -value all_zeros
prbs_test -start -serdes 0 -lane 1 -near -pattern user -value 0x0123456789ABCDEF0123
```

# program\_probe\_insertion

This Tcl command runs the probe insertion flow on the selected nets.

```
program_probe_insertion
```

This command takes no arguments.

# **Supported Families**

SmartFusion2, IGLOO2, RTG4

# ungroup (SmartFusion2, IGLOO2, and RTG4)

Tcl command; disassociates the probes as a group.

```
nngroup -name group_name
```



#### **Arguments**

-name group\_nameName of the group.

## **Supported Families**

SmartFusion2, IGLOO2, and RTG4

#### **Example**

ungroup -name my\_grp4

# read\_active\_probe (SmartFusion2, IGLOO2, and RTG4)

Tcl command; reads active probe values from the device. The target probe points are selected by the <u>select active probe</u> command.

```
read_active_probe [-deviceName device_name] [-name probe_name] [-group_name
bus_name|group_name] [-value_type b|h][-file file_path]
```

## **Arguments**

```
-deviceName device_name
```

Parameter is optional if only one device is available in the current configuration.

```
-name probe_name
```

Instead of all probes, read only the probes specified. The probe name should be prefixed with bus or group name if the probe is in the bus or group.

```
-group_name bus_name | group_name
```

Instead of all probes, reads only the specified buses or groups specified here.

```
-value_type b | h
```

Optional parameter, used when the read value is stored into a variable as a string.

b = binary

h = hex

-file file\_path

Optional. If specified, redirects output with probe point values read from the device to the specified file.

**Note**: When the user tries to read at least one signal from the bus/group, the complete bus or group is read. The user is presented with the latest value for all the signals in the bus/group.

# **Supported Families**

SmartFusion2, IGLOO2, and RTG4

## **Example**

```
read_active_probe -group_name {bus1}
read_active_probe -group_name {group1}
To save into variable:
set a [read_active_probe -group_name {bus_name} -value_type h] #save read data in hex
```

If read values are stored into a variable without specifying value\_type parameter, it saves values as a binary string by default.



#### Example

set a [read\_active\_probe ] #sets variable a as binary string of read values after read\_active\_probe command.

# read\_lsram (SmartFusion2, IGLOO2, RTG4)

Tcl command; reads a specified block of large SRAM from the device.

#### **Physical block**

read\_lsram [-deviceName device\_name] -name block\_name [-fileName file\_name]

#### **Arguments**

-deviceName device\_name

Parameter is optional if only one device is available in the current configuration or set for debug (see SmartDebug help for details).

-name block\_name

Specifies the name for the target block.

-fileName file\_name

Optional; specifies the output file name for the data read from the device.

#### **Exceptions**

- · Array must be programmed and active
- · Security locks may disable this function

#### **Example**

Reads the SRAM Block sram\_block1 from the sf2 device and writes it to the file sram\_block\_output.

read\_lsram [-deviceName sf2] -name sram\_block1 [-file sram\_block\_output]

#### Logical block

read\_lsram -logicalBlockName block\_name -port port\_name [-fileName filename]

#### **Arguments**

-logicalBlockName block\_name

Specifies the name for the user defined memory block.

-port port\_name

Specifies the port for the memory block selected. Can be either Port A or Port B.

-file *filename* 

Optional; specifies the output file name for the data read from the device.

#### **Example**

read\_lsram -logicalBlockName {Fabric\_Logic\_0/U2/F\_0\_F0\_U1} -port {Port A}

# read\_usram (SmartFusion2, IGLOO2, RTG4)

Tcl command; reads a uSRAM block from the device.



#### **Physical block**

read\_usram [-deviceName device\_name] -name block\_name [-fileName file\_name]

#### **Arguments**

-deviceName device name

Parameter is optional if only one device is available in the current configuration or set for debug (see SmartDebug help for details).

-name block\_name

Specifies the name for the target block.

-fileName file\_name

Optional; specifies the output file name for the data read from the device.

#### **Exceptions**

- · Array must be programmed and active
- Security locks may disable this function

#### **Example**

Reads the uSRAM Block usram\_block2 from the sf2 device and writes it to the file sram\_block\_output.

read\_usram [-deviceName sf2] -name usram\_block2 [-fileName sram\_block\_output]

#### Logical block

read\_usram -logicalBlockName block\_name -port port\_name [-file filename]

#### **Arguments**

-logicalBlockName block\_name

Specifies the name for the user defined memory block.

-port port\_name

Specifies the port for the memory block selected. Can be either Port A or Port B.

-file filename

Optional; specifies the output file name for the data read from the device.

#### **Example**

read\_usram -logicalBlockName {Fabric\_Logic\_0/U3/F\_0\_F0\_U1} -port {Port A}

# remove\_from\_probe\_group (SmartFusion2, IGLOO2, and RTG4)

Tcl command; removes the specified probe points from the group. That is, the removed probe points won't be associated with any probe group.

Note: Probes cannot be removed from the bus.

remove\_from\_probe\_group -name probe\_name

#### **Arguments**

-name probe\_name

Specifies one or more probe points to remove from the probe group.

# **Supported Families**

SmartFusion2, IGLOO2, and RTG4



#### **Example**

The following command removes two probes from my\_grp2.

# remove\_probe\_insertion\_point

This Tcl command deletes an added probe from the probe insertion UI.

```
remove_probe_insertion_point -net net_name -driver driver
```

## **Arguments**

```
-net net_name
```

Name of the existing net which is added using the add\_probe\_insertion\_point command.

-driver driver

Driver of the net.

## **Supported Families**

SmartFusion2, IGLOO2, RTG4

#### **Example**

```
remove_probe_insertion_point -net {count_out_c[0]} -driver
{Counter_8bit_0_count_out[0]:Q}
```

# save\_active\_probe\_list

Tcl command; saves the list of active probes to a file.

```
save_active_probe_list -file file_path
```

#### **Arguments**

```
-file file_path
```

The output file location.

## **Supported Families**

SmartFusion2, IGLOO2, and RTG4

#### **Example**

```
save_active_probe_list -file "./my_probes.txt"
```

# select\_active\_probe (SmartFusion2, IGLOO2, and RTG4)

Tcl command; manages the current selection of active probe points to be used by active probe READ operations. This command extends or replaces your current selection with the probe points found using the search pattern.

```
select_active_probe [-deviceName device_name] [-name_probe_name_pattern] [-reset_true/false]
```



#### **Arguments**

```
-deviceName device_name
```

Parameter is optional if only one device is available in the current configuration..

```
-name probe_name_pattern
```

Specifies the name of the probe. Optionally, search pattern string can specify one or multiple probe points. The pattern search characters "\*" and "?" also can be specified to filter out the probe names.

```
-reset true | false
```

Optional parameter; resets all previously selected probe points. If name is not specified, empties out current selection

#### **Supported Families**

SmartFusion2, IGLOO2, and RTG4

#### **Example**

The following command selects three probes. In the below example, "grp1" is a group and "out" is a bus...

# serdes\_lane\_reset

Tcl command. In EPCS mode, this command resets the lane. In PCI mode, this command resets the lane, all other lanes in the link, and the corresponding PCIe controller. The result is shown in the log window/console.

```
serdes_lane_reset -serdes num -lane num
```

#### **Arguments**

```
-serdes num
```

The SERDES block number. It must be between 0 and varies between dies. It must be one of the SERDES blocks used in the design.

```
lane num
```

The SERDES lane number. It must be between 0 and 3. It must be one of the lanes enabled for the block in the design.

## **Supported Families**

SmartFusion2, IGLOO2, and RTG4

## **Example**

```
serdes_lane_reset -serdes 0 -lane 0
```

In EPCS mode, resets Lane 0, for block 0. In PCI mode, resets Lane 0 for block 0, all other lanes in the same link for block 0

```
serdes_lane_reset -serdes 5 -lane 3
```


#### **Errors**

The following errors result in the failure of the Tcl command and the corresponding message on the smart debug log window:

When the "-serdes" parameter is not specified:



```
Error: Required parameter 'serdes' is missing.
 Error: Failure when executing Tcl script. [Line 26: Error in command serdes_lane_reset]
 Error: The Execute Script command failed.
When the "-lane" parameter is not specified:
 Error: Required parameter 'lane' is missing.
 Error: Failure when executing Tcl script. [Line 26: Error in command serdes_lane_reset]
 Error: The Execute Script command failed.
When "block number" is not specified:
 Error: Parameter 'serdes' has illegal value.
 Error: Failure when executing Tcl script. [Line 26: Error in command serdes_lane_reset]
 Error: The Execute Script command failed.
When "lane number" is not specified:
 Error: Required parameter 'lane' is missing.
 Error: Failure when executing Tcl script. [Line 26: Error in command serdes_lane_reset]
 Error: The Execute Script command failed.
When "block number" is invalid:
 Error: Phy Reset: Serdes block number should be one of the following: 0
 Error: The command 'serdes_lane_reset' failed.
 Error: Failure when executing Tcl script. [Line 26]
 Error: The Execute Script command failed.
Note: Only the SERDES blocks used the design will be mentioned in the above list.
When "lane number" is invalid:
 Error: Phy Reset: Serdes lane number should be between 0 and 3.
 Error: The command 'serdes_lane_reset' failed.
 Error: Failure when executing Tcl script. [Line 26]
 Error: The Execute Script command failed.
For all the above scenarios, the following message appears:
                                                                  \Sigma S
         SERDES Debug
```



# serdes\_read\_register (SmartFusion2, IGLOO2, and RTG4)

Tcl command; reads the SERDES register value and displays the result in the log window/console.

```
serdes_read_register -serdes num [ -lane num ] -name REGISTER_NAME
```

#### **Arguments**

-serdes *num* 

SERDES block number. Must be between 0 and and varies between dies.

-lane *num* 

SERDES lane number. Must be between 0 and 3.

The lane number must be specified when the lane register is used. Otherwise, the command will fail.

When the lane number is specified along with the SYSTEM or PCIe register, the command will fail with an error message, as the lane is not applicable to them.



-name REGISTER\_NAME

Name of the SERDES register.

## Supported Families

SmartFusion2, IGLOO2, and RTG4

## **Example**

```
serdes_read_register -serdes 0 -name SYSTEM_SER_PLL_CONFIG_HIGH
serdes_read_register -serdes 0 -lane 0 -name CR0
serdes_write_register
```

UG0567: RTG4 High-Speed Serial Interfaces User Guide (includes all SERDES register names)

UG0447: SmartFusion2 and IGLOO2 FPGA High-Speed Serial Interfaces User Guide

# serdes\_write\_register (SmartFusion2, IGLOO2, and RTG4)

Tcl command; writes the value to the SERDES register. Displays the result in the log window/console.

```
serdes_write_register -serdes num [-lane num] -name REGISTER_NAME -value 0x1234
```

## **Arguments**

-serdes num

SERDES block number. Must be between 0 and 5 and varies between dies.

-lane num

SERDES lane number. Must be between 0 and 3.

The lane number should be specified when the lane register is used. Otherwise, the command will fail.

When the lane number is specified along with the SYSTEM or PCIe register, the command will fail with an error message, as the lane is not applicable to them.

```
-name REGISTER_NAME
```

Name of the SERDES register.

-value

Specify the value in hexadecimal format.

## **Supported Families**

SmartFusion2, IGLOO2, and RTG4

# Example

```
serdes_write_register -serdes 0 -name SYSTEM_SER_PLL_CONFIG_HIGH -value 0x5533
```

#### See Also

serdes\_read\_register.htm

<u>UG0567: RTG4 High-Speed Serial Interfaces User Guide</u> (includes all SERDES register names)

UG0447: SmartFusion2 and IGLOO2 FPGA High-Speed Serial Interfaces User Guide

# set\_live\_probe (SmartFusion2, IGLOO2, RTG4)

Tcl command; set\_live\_probe channels A and/or B to the specified probe point(s). At least one probe point must be specified. Only exact probe name is allowed (i.e. no search pattern that may return multiple points).



set\_live\_probe [-deviceName device\_name] [-probeA probe\_name] [-probeB probe\_name]

#### **Arguments**

-deviceName device\_name

Parameter is optional if only one device is available in the current configuration or set for debug (see SmartDebug user guide for details).

```
-probeA probe_ name
```

Specifies target probe point for the probe channel A.

```
-probeB probe_ name
```

Specifies target probe point for the probe channel B.

#### **Supported Families**

SmartFusion2, IGLOO2, RTG4

## **Exceptions**

- The array must be programmed and active
- Active probe read or write operation will affect current settings of Live probe since they use same probe circuitry inside the device
- Setting only one Live probe channel affects the other one, so if both channels need to be set, they
  must be set from the same call to set\_live\_probe
- · Security locks may disable this function
- In order to be available for Live probe, ProbeA and ProbeB I/O's must be reserved for Live probe respectively

## **Example**

Sets the Live probe channel A to the probe point A12 on device sf2.

```
set_live_probe [-deviceName sf2] [-probeA A12]
```

# ungroup (SmartFusion2, IGLOO2, and RTG4)

Tcl command; disassociates the probes as a group.

```
nngroup -name group_name
```

## **Arguments**

-name group\_name

Name of the group.

## **Supported Families**

SmartFusion2, IGLOO2, and RTG4

# **Example**

ungroup -name my\_grp4



# unset\_live\_probe

Tcl command; discontinues the debug function and clears both live probe channels (Channel A and Channel B). An all zeros value is shown for both channels in the oscilloscope.

Note: For RTG4, only one probe channel (Probe Read Data Pin) is available.

```
unset_live_probe [-deviceName device_name]
```

## **Arguments**

```
-deviceName device_name
```

Parameter is optional if only one device is available in the current configuration or set for debug (see the SmartDebug User's Guide for details).

#### **Supported Families**

SmartFusion2, IGLOO2, and RTG4

#### **Exceptions**

- The array must be programmed and active.
- Active probe read or write operation affects current of Live Probe settings, because they use the same probe circuitry inside the device.
- Security locks may disable this function.

#### **Example**

The following example unsets both live probe channels (Channel A and Channel B) from the device sf2. unset\_live\_probes [-deviceName sf2]

# write\_active\_probe (SmartFusion2, IGLOO2, and RTG4)

Tcl command; sets the target probe point on the device to the specified value. The target probe point name must be specified.

```
write_active_probe [-deviceName device_name] -name probe_name -value true|false -group_name group_bus_name -group_value "hex-value" | "binary-value"
```

#### **Arguments**

```
-deviceName device_name
```

Parameter is optional if only one device is available in the current configuration.

```
-name probe_name
```

Specifies the name for the target probe point. Cannot be a search pattern.

```
-value true | false hex-value | binary-value
```

Specifies values to be written.

```
True = High
```

False = Low

-group\_name group\_bus\_name

Specify the group or bus name to write to complete group or bus.

```
-group_value "hex-value" | "binary-value"
```

Specify the value for the complete group or bus.

```
Hex-value format: " <size>'h<value>"
```

Binary-value format: " <size>'b<value>"



#### **Supported Families**

SmartFusion2, IGLOO2, and RTG4

#### **Example**

# write\_lsram (SmartFusion2, IGLOO2, RTG4)

Tcl command; writes a seven bit word into the specified large SRAM location.

#### **Physical block**

```
write_lsram [-deviceName device_name] -name block_name] -offset offset_value -value value
```

#### **Arguments**

```
-deviceName device_name
```

Parameter is optional if only one device is available in the current configuration or set for debug (see SmartDebug help for details).

```
-name block_name
```

Specifies the name for the target block.

```
-offset offset_value
```

Offset (address) of the target word within the memory block.

```
-value value
```

Nine-bit value to be written to the target location.

#### **Exceptions**

- · Array must be programmed and active
- The maximum value that can be written is 0x1FF
- · Security locks may disable this function

#### **Example**

Writes a value of 0x1A to the device sf2 in the block sram\_block1 with an offset of 16. write\_lsram [-deviceName sf2] -name sram\_block1 -offset 16 -value 0x1A

#### Logical block

```
write\_lsram - logicalBlockName \ block\_name \ -port \ port\_name \ -offset \ offset\_value \ -logicalValue \ hexadecimal\_value
```

#### **Arguments**

```
-logicalBlockName block_name
```

Specifies the name for the user defined memory block.

```
-port port_name
```

Specifies the port for the memory block selected. Can be either Port A or Port B.

```
-offset offset_value
```



Offset (address) of the target word within the memory block.

-logicalValue hexadecimal\_value

Specifies the hexadecimal value to be written to the memory block. Size of the value is equal to the width of the output port selected.

#### **Example**

 $write\_lsram -logicalBlockName { Fabric\_Logic\_0/U2/F\_0\_F0\_U1 } -port { Port A } -offset 1 -logicalValue { 00FFF } \\$ 

# write\_usram (SmartFusion2, IGLOO2, RTG4)

Tcl command; writes a seven bit word into the specified uSRAM location.

## **Physical block**

write\_usram [-deviceName device\_name] -name block\_name] -offset offset\_value -value value

#### **Arguments**

-deviceName device\_name

Parameter is optional if only one device is available in the current configuration or set for debug (see SmartDebug help for details).

-name block\_name

Specifies the name for the target block.

-offset offset\_value

Offset (address) of the target word within the memory block.

-value value

Nine-bit value to be written.

#### **Exceptions**

- Array must be programmed and active
- The maximum value that can be written is 0x1FF
- · Security locks may disable this function

#### **Example**

Writes a value of 0x1A to the device sf2 in the block usram\_block2 with an offset of 16.

write\_usram [-deviceName sf2] -name usram\_block2 -offset 16 -value 0x1A

#### Logical block

write\_usram -logicalBlockName block\_name -port port\_name -offset offset\_value -logicalValue hexadecimal\_value

#### **Arguments**

-logicalBlockName block\_name

Specifies the name for the user defined memory block.

-port port\_name

Specifies the port for the memory block selected. Can be either Port A or Port B.

-offset offset\_value

Offset (address) of the target word within the memory block.

 $-{\tt logicalValue}\ \ {\tt \it hexadecimal\_value}$ 



Specifies the hexadecimal value to be written to the memory block. Size of the value is equal to the width of the output port selected.

#### Example

 $\label{logic_logic_0/U3/F_0_F0_U1} $$- \operatorname{logicalBlockName} {Fabric_Logic_0/U3/F_0_F0_U1} -\operatorname{port} {Port A} -\operatorname{offset} 1 -\operatorname{logicalValue} {00FFF} $$$ 



# SmartDebug Tcl Commands - SmartFusion, IGLOO, ProASIC3, and Fusion

# check\_flash\_memory

The command performs diagnostics of the page status and data information as follows:

- Page Status includes ECC2 check of the page status information, write count
- Page Data ECC2 check

```
check_flash_memory
[-name {device_name}]
[-block {integer_value}]
[-client {client_name}]
[-startpage {integer_value}]
[-endpage {integer_value}]
[-access {all | status | data}]
[-show {summary | pages}]
[-file {filename}]
```

At a minimum you must specify -client <name> OR

```
-startpage <page_number> -endpage <page_number> -block <number>
```

## **Arguments**

```
-name {device_name}
```

Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the <u>set\_debug\_device</u> command.

```
-block {integer_value}
```

(Optional argument; you must set -client or -startpage, -endpage and -block before use.) Specifies location of block for memory check.

```
-client {client_name}
```

Name of client for memory check.

```
-startpage {integer_value}
```

Startpage for page range; value must be an integer. You must specify a –endpage and –block along with this argument.

```
-endpage {integer_value}
```

Endpage for page range; value must be an integer. You must specify a –startpage and -block along with this argument.

```
-access {all | status | data}
```

(Optional argument; you must set -client or -startpage, -endpage and -block before use.) Specifies what NVM information to check: page status, data or both.

Value	Description				
all	Shows the number of pages with corruption status, data corruption and out-of-range write count (default)				
status	Shows the number of pages with corruption status and the number of pages with out-of-range write count				



Value	Description
data	Shows only the number of pages with data corruption

```
-show {summary | pages}
```

(Optional argument; you must set -client or -startpage, -endpage and -block before use.) Specifies output level, as explained in the table below.

Value	Description
summary	Displays the summary for all checked pages (default)
pages	Displays the check results for each checked page

```
-file {filename}
```

(Optional argument; you must set -client or -startpage, -endpage and -block before use.) Name of output file for memory check.

#### **Supported Families**

SmartFusion, Fusion

#### **Exceptions**

None

#### **Example**

The following command checks the page status for block 0 from starpage 0 to endpage 2:

```
check_flash_memory -startpage 0 -endpage 2 -block 0
```

The following command checks the memory status for the client 'DS8bit' and saves it to the file 'checkFlashMemory.log':

```
check_flash_memory -client {DS8bit} -file {checkFlashMemory.log}
```

# compare\_analog\_config

Compares the content of the analog block configurations in your design against the actual values in the device. In a typical SoC project, this directory is located at <project\_root>/smartgen/<analog\_block\_core\_name>.

```
compare_analog_config
[-name "device_name"] -mem_file_dir "mem_file_directory"
[-file "filename"]
```

#### **Arguments**

```
-name {device_name}
```

Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the <u>set\_debug\_device</u> command.

```
-mem_file_dir {mem_file_directory}
```

Location of memory file.

```
-file {filename}
```

Output filename.



## **Supported Families**

**Fusion** 

#### **Exceptions**

None

#### **Example**

The following command reads the analog block configuration in the directory F:/tmp/Analog\_Block and saves the data in the logfile compare\_analogReport.log:

```
\label{local_compare_analog_config} $$\operatorname{mem_file_dir} \{F:/tmp/Analog_Block\} -file \{compare_analogReport.log\}$
```

The following command reads the analog block configuration information in the device 'AFS600' in the directory F:/tmp/Analog\_Block and saves the data in the log file compare\_analogReport.log:

```
\label{lem:compare_analog_config} $$-name {AFS600} -mem_file_dir {F:/tmp/Analog_Block} -file {compare_analogReport.log}
```

# compare\_flashrom\_client

Compares the content of the FlashROM configurations in your design against the actual values in the selected device.

```
compare_flashrom_client [-name {device_name}] [-file {filename}]
```

#### **Arguments**

```
-name {device_name}
```

Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the <u>set\_debug\_device</u> command.

```
-file {filename}
```

Optional file name for FlashROM compare log.

## **Supported Families**

SmartFusion, IGLOO, ProASIC3 and Fusion

#### **Exceptions**

None

#### **Example**

The following command saves the FlashROM data to the file 'FlashRomCompReport.log':

```
compare_flashrom_client -file {FlashRomCompReport.log}
```

The following command compares the data in the device 'A3P250' and saves the data in the logfile 'FlashRomCompReport.log':

```
\verb|compare_flashrom_client -name {A3P250}| - file {FlashRomCompReport.log}|
```

# compare\_memory\_client

Compares the memory client in a specific device and block.

```
compare_memory_client [-name {device_name}] [-block integer_value] -client {client_name} [-
file {filename}]
```



#### **Arguments**

```
-name { device_name}
```

Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the <u>set\_debug\_device</u> command.

```
-block {integer_value}
```

(Optional argument; you must set -client.) Specifies location of block for memory compare.

```
-client {client_name}
```

Name of client for memory compare.

```
-file {filename}
```

Optional file name.

#### **Supported Families**

SmartFusion and Fusion

#### **Exceptions**

None

#### **Example**

The following command compares the memory in the client 'DS32' on the device 'AFS600'.

```
compare_memory_client -client DS32 -name AFS600
```

The following command compares the data at block '0' to the client 'DS8bit':

```
compare_memory_client -block 0 -client {DS8bit}
```

The following command compares the memory in the device 'AFS600' at block '0' to the memory client 'DS8bit':

```
compare_memory_client -name {AFS600} -block 0 -client {DS8bit}
```

The following command compares the memory at block '1' to the memory client 'DS8bit' and saves the information in a log file to F:/tmp/NVMCompReport.log:

```
compare_memory_client -block 1 -client {DS8bit} -file {F:/tmp/NVMCompReport.log}
```

# read\_analog\_block\_config

Reads each channel configuration on your analog system, enabling you to identify if/how each channel is configured.

```
read_analog_block_config [-name {device_name}] [-file {filename}]
```

#### **Arguments**

```
-name {device_name}
```

Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the <u>set\_debug\_device</u> command.

```
-file {filename}
```

(Optional) Identifies the name of the file to which read results will be saved.

#### Supported Families

Fusion

#### **Exceptions**

None



#### **Example**

The following command reads the analog block configuration information in the device 'AFS600':

```
read_analog_block_config -name {AFS600}
```

# read\_device\_status

Displays the Device Information report; the Device Information report is a complete summary of your device state, analog block test values, user information, factory serial number and security information..

```
read_device_status [-name {device_name}] [-file {filename}]
```

## **Arguments**

```
-name device_name
```

Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the <u>set\_debug\_device</u> command.

```
-file {filename}
```

(Optional) Identifies the name of the file to which read results will be saved.

#### **Supported Families**

SmartFusion, IGLOO, ProASIC3 and Fusion

#### **Exceptions**

None

## **Example**

The following reads device info from the 'AFS600' device.

```
read_device_status -name AFS600
```

# read\_flash\_memory

The command reads information from the NVM modules. There are two types of information that can be read:

- Page Status includes ECC2 status, write count, access protection
- Page Data

```
read_flash_memory
[-name {device_name}]
[-block {integer_value}]
[-client {client_name}]
[-startpage {integer_value}]
[-endpage {integer_value}]
[-endpage {integer_value}]
[-file {filename}]
```

```
At a minimum you must specify -client <name> OR
```

```
-startpage <page_number> -endpage <page_number> -block <number>
```

## **Arguments**

```
-name {device_name}
```

Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the <u>set\_debug\_device</u> command.



```
-block {integer_value}
```

(Optional argument; you must set -client or -startpage and -endpage before use.) Specifies location of block for memory read.

```
-client {client_name}
```

Name of client for memory read.

```
-startpage {integer_value}
```

Startpage for page range; value must be an integer. You must specify a –endpage and -block along with this argument.

```
-endpage {integer_value}
```

Endpage for page range; value must be an integer. You must specify a –startpage and -block along with this argument.

```
-access {all | status | data}
```

(Optional argument; you must set -client or -startpage, -endpage and -block before use.) Specifies what eNVM information to check: page status, data or both.

Value	Description			
all	Shows the number of pages with corruption status, data corruption and out-of-range write count (default)			
status	Shows the number of pages with corruption status and the number of pages with out-of-range write count			
data	Shows only the number of pages with data corruption			

```
-file {filename}
```

(Optional argument; you must set -client or -startpage, -endpage and -block before use.) Name of output file for memory read.

#### **Supported Families**

SmartFusion, Fusion

#### **Exceptions**

None

#### **Example**

The following command reads the flash memory for the client 'DS8bit' and reports the data in a logfile 'readFlashMemoryReport.log':

```
read_flash_memory -client {DS8bit} -file {readFlashMemoryReport.log}
read_flash_memory -startpage 0 -endpage 2 -block 0 -access {data}
```

# read flashrom

Reads the content of the FlashROM from the selected device.

```
read_flashrom [-name {device_name}] [-mapping {logical | physical}] [-file {filename}]
```

#### **Arguments**

-name device\_name



Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the <u>set\_debug\_device</u> command.

```
-mapping {logical | physical}
```

(Optional) Specifies how the data read from the UFROM is mapped. Values are explained in the table below.

Value	Description
logical	Logical mapping (default)
physical	Physical mapping

```
-file {filename}
```

(Optional) Identifies the name of the file to which read results will be saved.

#### **Supported Families**

SmartFusion, IGLOO, ProASIC3 and Fusion

#### **Exceptions**

None

## **Example**

The following reads the FROM content on the device 'AFS600' and sets to physical mapping:

```
read_flashrom -name {AFS600} -mapping {physical}
```

# read\_id\_code

The command reads IDCode from the device without masking any IDCode fields. This is the raw IDcode from the silicon.

Note: Being able to read the IDCode is an indication that the JTAG interface is working correctly.

```
read_id_code [-name {device_name}]
```

#### **Arguments**

```
-name device_name
```

Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the <u>set\_debug\_device</u> command.

#### **Supported Families**

SmartFusion, IGLOO, ProASIC3 and Fusion

#### **Exceptions**

None

#### **Example**

The following command reads the IDCODE from the device 'AFS600':

```
read_id_code -name {AFS600}
```



# recover\_flash\_memory

The command removes ECC2 errors due to memory corruption by reprogramming specified flash memory (NVM) pages and initializing all pages to zeros. The recovery affects data blocks and auxiliary blocks.

The write counters of the corrupted pages might not be accurate due to corruption. The recovery operation will not change state of the page write counters.

Use the check\_flash\_memory command to detect flash memory errors.

```
recover_flash_memory
[-name {device_name}]
[-block {integer_value}]
[-client {client_name}]
[-startpage {integer_value}]
[-endpage {integer_value}]
```

At a minimum you must specify -client <name> OR

```
-startpage <page_number> -endpage <page_number> -block <number>
```

## **Arguments**

```
-name {device_name}
```

Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the <u>set\_debug\_device</u> command.

```
-block {integer_value}
```

(Optional argument; you must set -client or -startpage and -endpage before use.) Specifies location of block for memory recovery.

```
-client {client_name}
```

Name of client for memory recovery.

```
-startpage {integer_value}
```

Startpage for page range; value must be an integer. You must specify a -endpage and -block along with this argument.

```
-endpage {integer_value}
```

Endpage for page range; value must be an integer. You must specify a –startpage and -block along with this argument.

# Supported Families

SmartFusion, Fusion

#### **Exceptions**

None

#### **Example**

The following command recovers flash memory data in the client 'DS8bit':

```
recover_flash_memory -client {DS8bit}
```

The following command recovers flash memory from block 0, startpage 0, and endpage 3:

```
\verb"recover_flash_memory -block 0 -startpage 0 -endpage 3"
```

# sample\_analog\_channel

Performs analog-to-digital conversion of a selected analog channel. This command is used when debugging the Analog Subsystem and is performed on the pre-configured analog channel with user-supplied ADC



conversion parameters. The command also performs digital filtering using a single-pole low-pass filter if you opt to use it.

```
sample_analog_channel [(-name {name})*]
[-resolution {8 | 10 | 12}]
[-clock_periods {int_value}]
[-clock_divider {int_value}]
[-num_samples { int_value}]
[-filtering_factor {real_value}]
[-initial_value {int_value}]
[-show_details {yes | no}]
[-file {filename}]
```

#### **Arguments**

```
-name { name }
```

Specifies the analog channel to be sampled. Channel name is a combination of the channel type followed by the channel index. Valid channel names are listed in the table below.

Family	Valid Channel Name
Fusion	AV <n>, AT<n>, AC<n></n></n></n>
SmartFusion	AV <n>, AT<n>, AC<n>, ADC<n></n></n></n></n>

The maximum number of channels depends on particular device type; refer to the Analog Block specification in the device handbook.

```
-resolution {8 | 10 | 12}
```

ADC conversion resolution. Specifies bit size of the conversion results. Selection of certain resolutions may affect timing parameter valid ranges. See your device handbook for details.

```
-clock_periods {int_value }
```

Parameter specifying sampling time: Sampling\_time = clock\_periods \* adc\_clock\_period.

```
-clock_divider {int_value }
```

Specifies clock prescaling factor.

```
-num_samples { int_value }
```

Optional argument that specifies the number of samples to be performed by the ADC. Default number of samples is 1. Selecting multiple vs single sample will change appearance of the generated report. For the single sample a single result is shown and if "show\_details" is set to "yes" then detailed status of the ADC register is also shown.

If multiple samples are requested then the results are printed in a table. If the digital filtering is enabled the table also includes filtered results.

```
-filtering_factor {real_value}
```

Optional argument that specifies the filtering factor if multiple samples requested. The default value of 1.0 disables digital filtering.

```
-initial_value {int_value}
```

Optional argument that specifies the initial value for the digital averaging filter. The value is specified in ADC register counts. Default value is set to 0. Specifying this parameter improves filtering process during initial samples.

```
-show_details {yes | no}
```

Optional argument that specifies the level of the report output. Detailed output includes initial user-supplied conversion parameters. For the single-sampling case final output also includes detailed content of ADC register after sampling.

```
-file {filename}
```

Optional argument. Specifies name of output file for conversion results.



## **Supported Families**

SmartFusion and Fusion

#### **Exceptions**

None

#### **Example**

The following example performs single sample analog-to-digital conversion for channel AV0:

```
sample_analog_channel -channel AVO -resolution 8 -clock_periods 4 -clock_divider 4
```

Example with multiple sampling and digital signal filtering for AV0:

```
sample\_analog\_channel - channel \ AVO - resolution \ 10 - clock\_periods \ 4 - clock\_divider \ 4 - num\_samples \ 10 - filtering\_factor \ 2.5
```

# set\_debug\_device

Identifies the device you intend to debug.

```
set_debug_device -name {device_name}
```

#### **Arguments**

```
name {device_name}
```

Device name. The device name is not required if there is only one device in the current configuration.

## **Supported Families**

SmartFusion2, IGLOO2, SmartFusion, IGLOO, ProASIC3 and Fusion

#### **Exceptions**

None

#### **Example**

The following example identifies the device 'A3P250' for debugging:

```
set_debug_device -name {A3P250}
```

# set\_debug\_programmer

Identifies the programmer you want to use for debugging (if you have more than one). The name of the programmer is the serial number on the bar code label on the FlashPro programmer.

```
set_debug_programmer -name {programmer_name}
```

#### **Arguments**

```
-name {programmer_name}
```

Programmer name is the serial number on the bar code label of the FlashPro programmer.

#### **Supported Families**

SmartFusion, IGLOO, ProASIC3 and Fusion



# **Exceptions**

None

# **Example**

The following example selects the programmer 10841

set\_debug\_programmer -name {10841}



# SmartPower Tcl Commands - SmartFusion2, IGLOO2, and RTG4

# smartpower\_add\_new\_scenario

Tcl command; creates a new scenario.

```
smartpower_add_new_scenario -name {value} -description {value} -mode {value}
```

## **Arguments**

```
-name {value}
```

Specifies the name of the new scenario.

-description {value}

Specifies the description of the new scenario.

-mode {<operating mode>:<duration>}+

Specifies the mode(s) and duration(s) for the specified scenario.

## **Supported Families**

See the Tcl Commands and Supported Families table for a list of supported families.

## **Examples**

This example creates a new scenario called myscenario:

```
smartpower_add_new_scenario -name "MyScenario" -mode "Custom_1:50.00"
"Custom_2:25.00" -mode "Active:25.00"
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_add\_pin\_in\_domain

Tcl command; adds a pin into a clock or set domain.

```
smartpower_add_pin_in_domain -pin_name {pin_name} -pin_type {value} -domain_name
{domain_name} -domain_type {value}
```

#### **Arguments**

```
-pin_name {pin_name}
```

Specifies the name of the pin to add to the domain.

-pin\_type {value}

Specifies the type of the pin to add. The following table shows the acceptable values for this argument:

Value	Description
clock	The pin to add is a clock pin



Value	Description
data	The pin to add is a data pin

```
-domain_name {domain_name}
```

Specifies the name of the domain in which to add the specified pin.

```
-domain_type {value}
```

Specifies the type of domain in which to add the specified pin. The following table shows the acceptable values for this argument:

Value	Description		
clock	The domain is a clock domain		
set	The domain is a set domain		

## **Supported Families**

See the <u>Tcl Commands and Supported Families</u> table for a list of supported families.

#### **Notes**

- The domain\_name must be a name of an existing domain.
- The pin\_name must be a name of a pin that exists in the design.

## **Examples**

The following example adds a clock pin to an existing Clock domain:

```
smartpower\_add\_pin\_in\_domain - pin\_name { XCMP3/U0/U1:Y } - pin\_type { clock } - domain\_name { clk1 } - domain\_type { clock }
```

The following example adds a data pin to an existing Set domain:

```
smartpower\_add\_pin\_in\_domain - pin\_name \ \{XCMP3/U0/U1:Y\} - pin\_type \ \{data\} - domain\_name \ \{myset\} - domain\_type \ \{set\}
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

smartpower\_remove\_pin\_of\_domain

# smartpower\_battery\_settings

This SmartPower Tcl command sets the battery capacity in SmartPower. The battery capacity is used to compute the battery life of your design.

```
smartpower_battery_settings -capacity {decimal value}
```

#### **Parameters**

```
-capacity {decimal value}
```

Value must be a positive decimal.

This parameter is mandatory.



#### **Exceptions**

None

#### **Returns**

This command does not return a value.

#### Supported Families

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Usage**

The following table lists the parameters for the command, their types, and the values they can be set to.

smartpower_battery_settings	Туре	Value	Description
capacity	Decimal	Positive decimal	Specify the battery capacity in mA*Hours

## **Example**

This example sets the battery capacity to 1800 mA \* Hours.

smartpower\_battery\_settings -capacity {1800}

# smartpower\_change\_clock\_statistics

Tcl command; changes the default frequencies and probabilities for a specific domain.

```
smartpower_change_clock_statistics -domain_name {value} -clocks_freq {value} -
clocks_proba {value} -registers_freq {value} -registers_proba {value} -set_reset_freq
{value} -set_reset_proba {value} -primaryinputs_freq {value} -primaryinputs_proba {value} -
combinational_freq {value} -combinational_proba {value}
```

#### **Arguments**

```
-domain_name{value}
```

Specifies the domain name in which to initialize frequencies and probabilities.

```
-clocks_freq {value}
```

Specifies the user input frequency in Hz, KHz, or MHz for all clocks.

```
-clocks_proba {value}
```

Specifies the user input probability in % for all clocks.

```
-registers_freq {value}
```

Specifies the user input frequency (in Hz, KHz, or MHz) or the toggle rate (in %). If the unit is not provided and toggle rate is active, the value is handled as a toggle rate; if toggle rate is not active, the value is handled as a frequency.

```
-registers_proba {value}
```

Specifies the user input probability in % for all registers.

```
-set_reset_freq {value}
```

Specifies the user input frequency (in Hz, KHz, or MHz) or the toggle rate (in %). If the unit is not provided and toggle rate is active, the value is handled as a toggle rate; if toggle rate is not active, the value is handled as a frequency.

```
-set_reset_proba {value}
```

Specifies the user input probability in % for all set/reset nets.



```
-primaryinputs_freq {value}
```

Specifies the user input frequency (in Hz, KHz, or MHz) or the toggle rate (in %). If the unit is not provided and toggle rate is active, the value is handled as a toggle rate; if toggle rate is not active, the value is handled as a frequency.

```
-primaryinputs_proba {value}
```

Specifies the user input probability in % for all primary inputs.

```
-combinational_freq {value}
```

Specifies the user input frequency (in Hz, KHz, or MHz) or the toggle rate (in %). If the unit is not provided and toggle rate is active, the value is handled as a toggle rate; if toggle rate is not active, the value is handled as a frequency.

```
-combinational_proba {value}
```

Specifies the user input probability in % for all combinational combinational output.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

Note: This command is associated with the functionality of <u>Initialize frequencies and probabilities</u> dialog box.

## **Examples**

The following example initializes all clocks with:

```
smartpower_change_clock_statistics -domain_name \{my\_domain\} -clocks_freq \{10 \ MHz\} - clocks_proba \{20\} -registers_freq \{10 \ MHz\} -registers_proba \{20\} -set_reset_freq \{10 \ MHz\} -set_reset_proba \{20\} -primaryinputs_freq \{10 \ MHz\} -primaryinputs_proba \{20\} - combinational_freq \{10 \ MHz\} -combinational_proba \{20\}
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_change\_setofpin\_statistics

Tcl command; changes the default frequencies and probabilities for a specific set.

```
\label{lem:smartpower_change_setofpin_statistics -domain_name } \{value\} \ - data\_freq \ \{value\} \ - data\_proba \ \{value\}
```

#### **Arguments**

```
-domain_name{value}
```

Specifies the domain name in which to initialize data frequencies and probabilities.

```
-data_freq {value}
```

Specifies the user input data frequency in Hz, KHz, or MHz for all sets of pins.

```
-data_proba {value}
```

Specifies the user input data probability in % for all sets of pins.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Notes**

This command is associated with the functionality of <u>Initialize frequencies and probabilities</u> dialog box.



## **Examples**

The following example initializes all clocks withs:

```
smartpower_change_setofpin_statistics -domain_name \{my\_domain\} -data_freq \{10~MHz\} -data_proba \{20\}
```

#### See Also

<u>Tcl documentation conventions</u>
<u>Designer Tcl Command Reference</u>

# smartpower\_commit

Tcl command; saves the changes to the design (.adb) file.

```
smartpower_commit
```

## **Arguments**

None

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

smartpower\_commit

#### See Also

Tcl documentation conventions

Designer Tcl Command Reference

smartpower\_restore

# smartpower\_compute\_vectorless

This Tcl command executes a vectorless analysis of the current operating mode.

#### **Arguments**

None

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

smartpower\_compute\_vectorless

## See Also

Tcl Command Documentation Conventions

Designer Tcl Command Reference



# smartpower\_create\_domain

Tcl command; creates a new clock or set domain.

```
smartpower_create_domain -domain_type {value} -domain_name {domain_name}
```

#### **Arguments**

-domain\_type {value}

Specifies the type of domain to create. The following table shows the acceptable values for this argument:

Value	Description
clock	The domain is a clock domain
set	The domain is a set domain

```
-domain_name {domain_name}
```

Specifies the name of the new domain.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Notes**

The domain name cannot be the name of an existing domain.

The domain type must be either clock or set.

## **Examples**

The following example creates a new clock domain named "clk2":

```
smartpower_create_domain -domain_type {clock} -domain_name {clk2}
```

The following example creates a new set domain named "myset":

```
\verb|smartpower_create_domain -domain_type {set}| -domain_name {myset}|
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

smartpower\_remove\_domain

# smartpower\_edit\_scenario

Tcl command; edits a scenario.

```
\verb|smartpower_edit_scenario -name {\it value}| - \verb|description {\it value}| - \verb|mode {\it value}| - \verb|new_name {\it value}|
```

#### **Arguments**

```
-name {value}
```

Specifies the name of the scenario.

```
-description {value}
```

Specifies the description of the scenario.

```
-mode {<operating mode>:<duration>}
```

Specifies the mode(s) and duration(s) for the specified scenario.



```
-new_name {value}
```

Specifies the new name for the scenario

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

This example edits the name of myscenario to finalscenario:

smartpower\_edit\_scenario -name myscenario -new\_name finalscenario

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_import\_vcd

This SmartPower Tcl command imports into SmartPower a VCD file generated by a simulation tool. SmartPower extracts the frequency and probability information from the VCD.

```
import_vcd -file "VCD file" [-opmode "mode name"] [-with_vectorless "TRUE | FALSE"] [-
partial_parse\ "TRUE | FALSE"] [-start_time "decimal value"] [-end_time "decimal value"]
\
[-auto_detect_top_level_name "TRUE | FALSE"] [-top_level_name "top level name"] [-
glitch_filtering\ "false | auto | true"] [-glitch_threshold "integer value"] [-stop_time
"decimal value"]
```

#### **Parameters**

```
-file "VCD file"
Value must be a file path. This parameter is mandatory.
[-opmode "mode name"]
Value must be a string. This parameter is optional.
[-with_vectorless "TRUE | FALSE"]
Value must be a boolean. This parameter is optional.
[-partial_parse "TRUE | FALSE"]
Value must be a boolean. This parameter is optional.
[-start_time "decimal value"]
Value must be a positive decimal. This parameter is optional.
[-end_time "decimal value"]
Value must be a positive decimal. This parameter is optional.
[-auto_detect_top_level_name "TRUE | FALSE"]
Value must be a boolean. This parameter is optional.
[-top_level_name "top level name"]
Value must be a string. This parameter is optional.
[-glitch_filtering "false | auto | true"]
Value must be one of false | auto | true. This parameter is optional.
[-glitch_threshold "integer value"]
Value must be a positive integer. This parameter is optional.
```



# **Exceptions**

None

#### **Returns**

This command does not return a value.

Usage

This section lists all the parameters for the command, their types, and the values they can be set to. The default value is always listed first.

smartpower_import_vcd	Туре	Values	Description
file	String	Path to a VCD file	Path to a VCD file.
opmode	String	Operating mode name "Active" by default	Operating mode in which the VCD will be imported. If the mode doesn't exist, it will be created.
with_vectorless	Boolean	TRUE FALSE	Specify the method to set the frequency and probability information for signals not annotated by the VCD TRUE: use the vectorless analysis FALSE: use average value computed from the VCD.
partial_parse	Boolean	FALSE TRUE	Enable partial parsing of the VCD. Start time and end time need to be specified when TRUE.
start_time	Decimal value	positive decimal nanoseconds (ns)	Specify the starting timestamp of the VCD extraction in ns. It must be lower than the specified end_time. It must be lower than the last timestamp in the VCD file.
end_time	Decimal value	positive decimal nanoseconds (ns)	Specify the end timestamp of the VCD extraction in ns. It must be higher than the specified start_time.
auto_detect_top_level_name	Boolean	TRUE FALSE	Enable the auto detection of the top level name in the VCD file.  Top_level_name needs to be specified when FALSE.
top_level_name	Boolean	Full hierarchical name	Specify the full hierarchical name of the instance of the design in the VCD file.
glitch_filtering	Boolean	Auto FALSE TRUE	AUTO: Enable glitch filtering with predefined thereshold based on the family TRUE: Enable glitch filtering, glitch_threshold must be specified FALSE: Disable glitch filtering.



smartpower_import_vcd	Туре	Values	Description
glitch_threshold	Integer		Specify the threshold in ps below which glitches are filtered out.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

The Tcl command below imports the power.vcd file generated by the simulator into SmartPower:

```
smartpower_import_vcd -file "../../simulation/power.vcd"
```

The Tcl command below extracts information between 1ms and 2ms in the simulation, and stores the information into a custom mode:

```
smartpower_import_vcd -file "../../simulation/power.vcd" -partial_parse TRUE -start_time
1000000 -end_time 2000000 -opmode "power_1ms_to_2ms"
```

# smartpower\_init\_do

Tcl command; initializes the frequencies and probabilities for clocks, registers, set/reset nets, primary inputs, combinational outputs, enables and other sets of pins, and selects a mode for initialization.

```
smartpower_init_do -with {value} -opmode {value} -clocks {value} -registers {value} -
set_reset {value} -primaryinputs {value} -combinational {value} -enables {value} -othersets
{value}
```

#### **Arguments**

 $-with\{value\}$ 

This sets the option of initializing frequencies and probabilities with vectorless analysis or with fixed values. The following table shows the acceptable values for this argument:

Value	Description
vectorless	Initializes frequencies and probabilities with vectorless analysis
fixed	Initializes frequencies and probabilities with fixed values

```
-opmode {value}
```

Optional; specifies the mode in which to initialize frequencies and probabilities. The value must be Active or Flash\*Freeze.

```
-clocks {value}
```

This sets the option of initializing frequencies and probabilities for all clocks. The following table shows the acceptable values for this argument:

Value	Description
true	Initializes frequencies and probabilities for all clocks
false	Does not initialize frequencies and probabilities for all clocks



-registers {value}

This sets the option of initializing frequencies and probabilities for all registers. The following table shows the acceptable values for this argument:

Value	Description
true	Initializes frequencies and probabilities for all registers
false	Does not initialize frequencies and probabilities for all registers

-set\_reset {value}

This sets the option of initializing frequencies and probabilities for all set/reset nets. The following table shows the acceptable values for this argument:

Value	Description
true	Initializes frequencies and probabilities for all set/reset nets
false	Does not initialize frequencies and probabilities for all set/reset nets

-primaryinputs{value}

This sets the option of initializing frequencies and probabilities for all primary inputs. The following table shows the acceptable values for this argument:

Value	Description
true	Initializes frequencies and probabilities for all primary inputs
false	Does not initialize frequencies and probabilities for all primary inputs

-combinational {value}

This sets the option of initializing frequencies and probabilities for all combinational outputs. The following table shows the acceptable values for this argument:

Value	Description
true	Initializes frequencies and probabilities for all combinational outputs
false	Does not initialize frequencies and probabilities for all combinational outputs

-enables  $\{value\}$ 

This sets the option of initializing frequencies and probabilities for all enable sets of pins. The following table shows the acceptable values for this argument:

Value	Description
true	Initializes frequencies and probabilities for all enable sets of pins
false	Does not initialize frequencies and probabilities for all enable sets of pins



```
-othersets {value}
```

This sets the option of initializing frequencies and probabilities for all other sets of pins. The following table shows the acceptable values for this argument:

Value	Description
true	Initializes frequencies and probabilities for all other sets of pins
false	Does not initialize frequencies and probabilities for all other sets of pins

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

Note: This command is associated with the functionality of Initialize frequencies and probabilities dialog box.

## **Examples**

The following example initializes all clocks with:

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_init\_set\_clocks\_options

Tcl command; initializes the clock frequency options of all clock domains.

```
smartpower_init_set_clocks_options -with_clock_constraints {value} -
with_default_values {value} -freq {value} -duty_cycle {value}
```

#### **Arguments**

```
-with_clock_constraints \{value\}
```

This sets the option of initializing the clock frequencies with frequency constraints from SmartTime. The following table shows the acceptable values for this argument:

Value	Description
true	Sets initialize clock frequencies with clock constraints ON
false	Sets initialize clock frequencies with clock constraints OFF

```
-with_default_values {value}
```

This sets the option of initializing the clock frequencies with a user input default value. The following table shows the acceptable values for this argument:

Value	Description
true	Sets initialize clock frequencies with default values ON



Value	Description
false	Sets initialize clock frequencies with default values OFF

```
-freq {value}
```

Specifies the user input frequency in Hz, KHz, or MHz.

```
-duty_cycle {value}
```

Specifies the user input duty cycles in %.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Notes**

This command is associated with the functionality of Initialize frequencies and probabilities dialog box.

## **Examples**

```
The following example initializes all clocks after executing smartpower_init_do with -clocks {true}:
smartpower_init_set_clocks_options -with_clock_constraints {true} -with_default_values
{true} -freq {10 MHz} -duty_cycle {20}
```

#### See Also

<u>Tcl documentation conventions</u>

**Designer Tcl Command Reference** 

# smartpower\_init\_set\_combinational\_options

Tcl commands; initializes the frequency and probability of all combinational outputs.

```
smartpower_init_set_combinational_options -freq {value} -proba {value}
```

#### **Arguments**

```
-freq {value}
```

Specifies the user input frequency (in Hz, KHz, or MHz) or the toggle rate (in %). If the unit is not provided and toggle rate is active, the value is handled as a toggle rate; if toggle rate is not active, the value is handled as a frequency.

```
-proba {value}
```

Specifies the user input probability in %.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Notes**

This command is associated with the functionality of <u>Initialize frequencies and probabilities</u> dialog box.

## **Examples**

```
The following example initializes all combinational signals after executing smartpower_init_do with -
combinational {true}:
smartpower_init_set_combinational_options -freq {10 MHz} -proba {20}
```



#### See Also

<u>Tcl documentation conventions</u>

<u>Designer Tcl Command Reference</u>

# smartpower\_init\_set\_enables\_options

Tcl command; initializes the clock frequency of all enable clocks with the initialization options.

```
smartpower_init_set_enables_options -freq {value} -proba {value}
```

#### **Arguments**

```
-freq {value}
Specifies the user input frequency (in Hz, KHz, or MHz).
-proba {value}
Specifies the user input probability in %.
```

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Notes**

This command is associated with the functionality of Initialize frequencies and probabilities dialog box.

#### **Examples**

```
The following example initializes all clocks after executing \underline{\text{smartpower\_init\_do}} with -enables {true}: \underline{\text{smartpower\_init\_set\_enables\_options -freq } \{10 \text{ MHz}\} - \underline{\text{proba } \{20\}}
```

#### See Also

<u>Tcl documentation conventions</u>

Designer Tcl Command Reference

# smartpower\_init\_set\_primaryinputs\_options

Tcl command; initializes the frequency and probability of all primary inputs.

```
smartpower_init_set_primaryinputs_options -freq {value} -proba {value}
```

## **Arguments**

```
-freq {value}
```

Specifies the user input frequency (in Hz, KHz, or MHz) or the toggle rate (in %). If the unit is not provided and toggle rate is active, the value is handled as a toggle rate; if toggle rate is not active, the value is handled as a frequency.

```
-proba {value}
```

Specifies the user input probability in %.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.



#### **Notes**

This command is associated with the functionality of Initialize frequencies and probabilities dialog box.

## **Examples**

```
The following example initializes all primary inputs after executing smartpower_init_do with -
primaryinputs {true}:
smartpower_init_set_primaryinputs_options -freq {10 MHz} -proba {20}
```

#### See Also

<u>Tcl documentation conventions</u>

Designer Tcl Command Reference

# smartpower\_init\_set\_registers\_options

Tcl command; initializes the frequency and probability of all register outputs.

```
smartpower_init_set_registers_options -freq {value} -proba {value}
```

## **Arguments**

```
-freq {value}
```

Specifies the user input frequency (in Hz, KHz, or MHz) or the toggle rate (in %). If the unit is not provided and toggle rate is active, the value is handled as a toggle rate; if toggle rate is not active, the value is handled as a frequency.

```
-proba {value}
```

Specifies the user input probability in %.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Notes**

This command is associated with the functionality of <u>Initialize frequencies and probabilities</u> dialog box.

#### **Exceptions**

None

#### **Examples**

```
The following example initializes all register outputs after executing \underline{smartpower\_init\_do} with -registers {true}: \underline{smartpower\_init\_set\_registers\_options} -freq {10 MHz} -proba {20}
```

#### See Also

<u>Tcl documentation conventions</u>

Designer Tcl Command Reference

# smartpower\_init\_setofpins\_values

Tcl command; initializes the frequency and probability of all sets of pins.

```
\verb|smartpower_init_setofpins_values -domain_name {| name | -freq | {| value | -proba | -proba | {| value | -proba | -pro
```



## **Arguments**

-domain\_name{name}

Specifies the set of pins that will be initialized. The following table shows the acceptable values for this argument:

Value	Description
IOsEnableSet	Specifies that the IOsEnableSet set of pins will be initialized
MemoriesEnableSet	Specifies that the MemoriesEnableSet set of pins will be initialized

```
-freq {value}
```

Specifies the user input frequency in Hz, MHz, or KHz.

```
-proba {value}
```

Specifies the user input probability in %.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Notes**

This command is associated with the functionality of <u>Initialize frequencies and probabilities</u> dialog box.

## **Examples**

```
The following example initializes all primary inputs after executing smartpower_init_do with -
othersets {true}:
smartpower_init_setofpins_values -domain_name {IOsEnableSet} -freq {10 MHz} -proba {20}
```

#### See Also

<u>Tcl documentation conventions</u> <u>Designer Tcl Command Reference</u>

# smartpower\_remove\_all\_annotations

Tcl command; removes all initialization annotations for the specified mode.

```
smartpower_remove_all_annotations -opmode {value}
```

#### **Arguments**

```
-opmode {value}
```

Removes all initialization annotations for the specified mode, where value must be Active or Flash\*Freeze.

## Supported Families

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Notes**

This command is associated with the functionality of <u>Initialize frequencies and probabilities</u> dialog box.



#### **Examples**

The following example initializes all clocks with opmode Acitve:

```
smartpower_remove_all_annotations -opmode {Active}
```

#### See Also

<u>Tcl documentation conventions</u>

<u>Designer Tcl Command Reference</u>

# smartpower\_remove\_file

Tcl command; removes a VCD file from the specified mode or all operating mode. Frequency and probability information of signals annotated by the VCD are set back to the default value.

```
remove_file
-file {value} \
-format {value} \
-opmode {value} \
```

## **Arguments**

```
-file {value}
```

Specifies the file to be removed. This is mandatory.

```
-format VCD
```

Specifies that the type to be removed is a VCD file. This is mandatory.

```
[-opmode {value}]
```

Specifies the operating mode. This is optional. The following table shows the acceptable values for this argument:

Value	Description
Active	The operating mode is set to active
Standby	The operating mode is set to Static
Flash*Freeze	The operating mode is set to Flash*Freeze

# **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

This example removes the file test.vcd from the Active mode.

```
smartpower_remove_file -file "test.vcd" -format VCD -opmode "Active"
```

This example removes the VCD file power1.vcd from all operating modes:

```
smartpower_remove_file -file "power1.vcd" -format VCD
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 



# smartpower\_remove\_pin\_probability

Tcl command; removes the probability value associated with a specific pin. This pin will have a default probability based on the domain set it belongs to.

```
smartpower_remove_pin_probability -pin_name {pin_name}
```

## **Arguments**

```
-pin_name {pin_name}
```

Specifies the name of the pin with the probability to remove. This pin must be the direct driver of an enable pin.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

The following example removes the probability of the pin driving the enable pin of a bidirectional I/O:

```
Smartpower_remove_pin_probability -pin_name mybibuf/U0/U1:EOUT
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

smartpower\_set\_pin\_probability

# smartpower\_remove\_scenario

Tcl command; removes a scenario from the current design.

```
smartpower_remove_scenario -name {value}
```

#### **Arguments**

```
-name {value}
```

Specifies the name of the scenario.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

This example removes a scenario from the current design:

```
smartpower_remove_scenario -name myscenario
```

#### **See Also**

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_report\_power

Tcl command; creates a Power report, which enables you to determine if you have any power consumption problems in your design. It includes information about the global device and SmartPower preferences



selection, and hierarchical detail (including gates, blocks, and nets), with a block-by-block, gate-by-gate, and net-by-net power summary SmartPower results.

```
smartpower_report_power\
[-powerunit {value}] \
[-frequnit {value}] \
[-opcond {value}] \
[-opmode {value}] \
[-toggle {value}] \
[-power_summary {value}] \
[-rail_breakdown{value}] \
[-type_breakdown{ value}] \
[-clock_breakdown{value}] \
[-thermal_summary {value}] \
[-battery_life {value}] \
[-opcond_summary {value}] \
[-clock_summary {value}] \
[-style {value}] \
[-sortorder {value}] \
[-sortby {value}] \
[-instance_breakdown {value}] \
[-power_threshold {value}] \
[-filter_instance {value}] \
[-min_power {number}] \
[-max_instance {integer >= 0}] \
[-activity_sortorder {value}] \
[-activity_sortby {value}] \
[-activity_summary {value}] \
[-frequency_threshold {value}] \
[-filter_pin {value}] \
[-min_frequency {value}] \
[-max_pin {value}] \
[-enablerates_sortorder {value}] \
[-enablerates_sortby {value}] \
[-enablerates_summary {value}] \
[-with_annotation_coverage {value}] \
{filename}
```

#### **Arguments**

-powerunit {value}

Specifies the unit in which power is set. The following table shows the acceptable values for this argument:

Value	Description
w	The power unit is set to watts
mW	The power unit is set to milliwatts
uW	The power unit is set to microwatts

```
-frequnit {value}
```

Specifies the unit in which frequency is set. The following table shows the acceptable values for this argument:



Value	Description
Hz	The frequency unit is set to hertz
kHz	The frequency unit is set to kilohertz
MHz	The frequency unit is set to megahertz

-opcond {value}

Specifies the operating condition. The following table shows the acceptable values for this argument:

Value	Description
worst	The operating condition is set to worst case
typical	The operating condition is set to typical case
best	The operating condition is set to best case

-opmode {value}

Specifies the operating mode. The following table shows the acceptable values for this argument:

Value	Description
Active	The operating mode is set to Active
Standby	The operating mode is set to Standby
Flash*Freeze	The operating mode is set to Flash*Freeze

-toggle {value}

Specifies the toggle. The following table shows the acceptable values for this argument:

Value	Description
true	The toggle is set to true
false	The toggle is set to false

-power\_summary {value}

Specifies whether to include the power summary, which shows the static and dynamic values in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the power summary in the report
false	Does not include the power summary in the report

-rail\_breakdown  $\{value\}$ 

Specifies whether to include the breakdown by rail summary in the report. The following table shows the acceptable values for this argument:



Value	Description
true	Includes the breakdown by rail summary in the report
false	Does not include the breakdown by rail summary in the report

-type\_breakdown  $\{value\}$ 

Specifies whether to include the breakdown by type summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the breakdown by type summary in the report
false	Does not include the breakdown by type summary in the report

 $\verb|-clock_breakdown| \{value\}$ 

Specifies whether to include the breakdown by clock domain in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the breakdown by clock domain summary in the report
false	Does not include the breakdown by clock domain summary in the report

-thermal\_summary {value}

Specifies whether to include the thermal summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the thermal summary in the report
false	Does not include the thermal summary in the report

-battery\_life {value}

Specifies whether to include the battery life summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the battery life summary in the report
false	Does not include the battery life summary in the report

-opcond\_summary {value}

Specifies whether to include the operating conditions summary in the report. The following table shows the acceptable values for this argument:



Value	Description
true	Includes the operating conditions summary in the report
false	Does not include the operating conditions summary in the report

-clock\_summary {value}

Specifies whether to include the clock domains summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the clock summary in the report
false	Does not include the clock summary in the report

-style {value}

Specifies the format in which the report will be exported. The following table shows the acceptable values for this argument:

Value	Description
Text	The report will be exported as Text file
CSV	The report will be exported as CSV file

-sortby {value}

Specifies how to sort the values in the report. The following table shows the acceptable values for this argument:

Value	Description
power values	Sorts based on the power values
alphabetical	Sorts in an alphabetical order

-sortorder  $\{value\}$ 

Specifies the sort order of the values in the report. The following table shows the acceptable values for this argument:

Value	Description
ascending	Sorts the values in ascending order
descending	Sorts the values in descending order

-instance\_breakdown {value}

Specifies whether to include the breakdown by instance in the report. The following table shows the acceptable values for this argument:



Value	Description
true	Includes the breakdown by instance in the report
false	Does not include the breakdown by instance in the report

-power\_threshold  $\{value\}$ 

This specifies whether to include only the instances that consume power above a certain minimum value. When this command is set to true, the <code>-min\_power</code> argument must also be used to specify that only the instances that consume power above this minimum power value are the ones that are included in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the power threshold in the report
false	Does not include the power threshold in the report

-filter\_instance {value}

This specifies whether to have a limit on the number of instances to include in the Power report. When this command is set to true, the <code>-max\_instance</code> argument must also be used to specify the maximum number of instances to be included into the Power report. The following table shows the acceptable values for this argument:

Value	Description
true	Indicates that you want to have a limit on the number of instances to include in the Power report
false	Indicates that you do not want to have a limit on the number of instances to include in the Power report

-min\_power {number}

Specifies which block to expand based on the minimum power value of a block.

-max\_instance {integer >= 0}

Sets the maximum number of instances to a specified integer greater than or equal to 0 (zero). This will limit the maximum number of instances to be included in the Power report.

-activity\_sortorder {value}

Specifies the sort order for the activity summary. The following table shows the acceptable values for this argument:

Value	Description
ascending	Sorts the values in ascending order
descending	Sorts the values in descending order

-activity\_sortby {value}

Specifies how to sort the values for the activity summary. The following table shows the acceptable values for this argument:



Value	Description
pin name	Sorts based on the pin name
net name	Sorts based on thepnet name
domain	Sorts based on the clock domain
frequency	Sorts based on the clock frequency
source	Sorts based on the clock frequency source

-activity\_summary {value}

Specifies whether to include the activity summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the activity summary in the report
false	Does not include the activity summary in the report

-frequency\_threshold  $\{value\}$ 

Specifies whether to add a frequency threshold. The following table shows the acceptable values for this argument:

Value	Description
true	Adds a frequency threshold
false	Does not add a frequency threshold

-filter\_pin {value}

Specifies whether to filter by maximum number of pins. The following table shows the acceptable values for this argument:

Value	Description
true	Filters by maximum number of pins
false	Des not filter by maximum number of pins

 $-{\tt min\_frequency}~\{{\tt \it value}\}$ 

Sets the minimum frequency to {decimal value [unit { Hz | KHz | MHz}]}.

-max\_pin {value}

Sets the maximum number of pins.

-enablerates\_sortorder  $\{value\}$ 

Specifies the sort order for the probabilities summary. The following table shows the acceptable values for this argument:



Value	Description
ascending	Sorts the values in ascending order
descending	Sorts the values in descending order

-enablerates\_sortby {value}

Specifies how to sort the values for the probabilities summary. The following table shows the acceptable values for this argument:

Value	Description
pin name	Sorts based on the pin name
net name	Sorts based on the net name
domain	Sorts based on the clock domain
frequency	Sorts based on the clock frequency
source	Sorts based on the clock frequency source

-enablerates\_summary {value}

Specifies whether to include the probabilities summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the activity summary in the report
false	Does not include the activity summary in the report

-with\_annotation\_coverage  $\{value\}$ 

Specifies whether to include the annotation coverage summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the annotation coverage summary in the report
false	Does not include the annotation coverage summary in the report

{filename}

Specifies the name of the report.

# **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Notes**

• The following arguments have been removed. Running the script will trigger a warning message: Warning: Invalid argument: -argname "argvalue" Ignored. Ignore the warning.



```
-annotated_pins {value}
-stat_pow {value}
-dyn_pow {value}
```

- Flash\*Freeze, Sleep, and Shutdown are available only for certain families and devices.
- Worst and Best are available only for certain families and devices.

#### **Examples**

This example generates a Power report named report.rpt.

```
smartpower_report_power -powerunit "uW" -frequnit "MHz" -opcond "Typical" -opmode
"Active" -toggle "TRUE" -rail_breakdown "TRUE" -battery_life "TRUE" -style "Text" -
power_summary "TRUE" -activity_sortby "Source" text_report.txt
```

# smartpower\_report\_power\_activity\_map

Tcl command; the activity and hazards report reads a VCD file and reports transitions and hazards for each clock cycle of the VCD file.

```
smartpower_report_power_activity_map \
[-vcd_file {path}] \
[-style {value}] \
[-partial_parse {value}] \
[-start_time {value}] \
[-end_time {value}] \
[-auto_detect_top_level_name {value}] \
[-top_level_name {name}] \
[-report_type {value}] \
[-report_query {value}] \
[-sortby {value }] \
[-sortorder {value }] \
[-max_net {value}] \
[-max_cycle {value}] \
[-clock_settings {value}] \
[-glitch_filtering {value}] \
[-glitch_threshold {value}] \
[-auto_construct_clock_domain {value}] \
[-clock_period {value}] \
[-clock_offset {value}] \
[-opmode {value}] \
{filename}
```

# **Arguments**

```
-vcd_file {path}
```

Specifies the path to the \*.vcd file that you want to import.

```
-style {value}
```

Specifies the format in which the report will be exported. The following table shows the acceptable values for this argument:

Value	Description
Text	The report will be exported as Text file
CSV	The report will be exported as CSV file



```
-partial_parse {value}
```

Specifies whether to partially parse the \*.vcd file. The following table shows the acceptable values for this argument:

Value	Description
true	Partially parses the *.vcd file
false	Does not partially parse the *.vcd file

```
-start_time {value}
```

This option is available only if  $-partially\_parse$  is set to true. Specifies the start time (in ns) to partially parse the \*.vcd file.

```
-end_time {value}
```

This option is available only if  $-partially\_parse$  is set to true. Specifies the end time (in ns) to partially parse the \*.vcd file.

```
-auto_detect_top_level_name {value}
```

Specifies whether to automatically detect the top-level name. The following table shows the acceptable values for this argument:

Value	Description	
true	Automatically detects the top-level name	
false	Does not automatically detect the top-level name	

```
-top_level_name {name}
```

Specifies the top-level name.

```
\verb|-report_type| \{value\}
```

Specifies the report query type. The following table shows the acceptable values for this argument:

Value	Description
activity	Includes activity information for each net
power	Includes power information for each net
activity and power	Includes activity and power information for each net

```
-report_query \{value\}
```

Specifies the report type. The following table shows the acceptable values for this argument:

Value	Description
Report by Net - summary	Provides a summary report for each net
Report by Net - detailed	Provides a detailed report for each net
Report by Cycle - summary	Provides a summary report for each cycle
Report by cycle - detailed	Provides a detailed report for each cycle



-sortby {value}

Specifies how to sort the values in the report. The following table shows the acceptable values for this argument:

Value	Description
total power	Sorts based on the power values
spurious power	Sorts based on the spurious power
functional power	Sorts based on the functional power
spurious transitions	Sorts based on the spurious transitions
functional transitions	Sorts based on the functional transitions

-sortorder {value}

Specifies the sort order of the values in the report. This could be descending or ascending.

-max\_net {value}

Specifies the maximum number of nets to report. In a net summary or net details report, this argument limits the total number of entries. In a cycle details report, this argument limits the number of nets reported for each cycle.

```
-max_cycle {value}
```

Specifies the maximum number of cycles to report. In a cycle summary or cycle details report, this argument limits the total number of entries. In a net details report, this argument limits the number of cycles reported for each net

```
-clock_settings {value}
```

Specifies the settings for the clock. The format is "< clock name >:< active edge { value } > ". The following table shows the acceptable values for the active edge:

Value	Description
rising	Sets the clock to a rising active edge
falling	Sets the clock to a falling active edge
both	Sets the clock to both rising and falling active edge
not_active	Does not use the signal as a clock

-glitch\_filtering {value}

Specifies whether to use glitch filtering. The following table shows the acceptable values for this argument:

Value	Description
true	Glitch filtering is on
auto	Enables automatic glitch filtering. This option will ignore any value specified in -glitch_threshold
false	Glitch filtering is off



```
-glitch_threshold {value}
```

This option is only available when <code>-glitch\_filtering</code> is set to <code>true</code>. Specifies the glitch filtering value in ps.

```
-auto_construct_clock_domain {value}
```

Specifies whether to automatically construct the clock domain. The following table shows the acceptable values for this argument:

Value	Description
true	Automatically constructs the clock domain
false	Does not automatically construct the clock domain

```
-clock_period {value}
```

Use this option to specify a virtual clock period (in ps). This should be used if -auto\_construct\_clock\_domain is set to false.

```
-clock_offset {value}
```

Use this option to specify the time of the first active edge of the virtual clock (in ps). This should be used if  $-auto\_construct\_clock\_domain$  is set to false.

```
-opmode {value}
```

Use this option to specify the mode from which the operating conditions are extracted to generate the report.

Value	Description
Active	The operating mode is set to Active
Standby	The operating mode is set to Standby
Flash*Freeze	The operating mode is set to Flash*Freeze

```
{filename}
```

Specifies the name of the report.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

# **Examples**

This example generates an activity and hazards power report named report\_power\_activity\_map.txt.

```
smartpower_report_power_activity_map -partial_parse "TRUE" -start_time "1.0" -end_time
"3.0" -auto_detect_top_level_name "TRUE" -top_level_name "mytopmodule" -glitch_filtering
"auto" -style "Text" -opmode "Active"
-vcd_file power.vcd -report_query "Report by Net - summary" -clock_period "2000.0" -
clock_offset "10.0" "report_power_activity_map_partial.txt"
```

# smartpower\_report\_power\_peak\_analyzer

Tcl command; creates a cycle accurate power report, which reports a power waveform with one power value per clock period or half-period instead of an average power for the whole simulation.

```
smartpower_report_power_peak_analyzer\
[-vcd_file {path}] \
```



```
[-style {value}] \
[-partial_parse {value}] \
[-start_time {value}] \
[-end_time {value}] \
[-auto_detect_top_level_name {value}] \
[-top_level_name {name}] \
[-glitch_filtering {value}] \
[-glitch_threshold {value}] \
[-auto_detect_sampling_period {value}] \
[-sampling_clock { }] \
[-sampling_rate_per_period {value}] \
[-sampling_offset {value}] \
[-sampling_period {value}] \
[-use_only_local_extrema {value}] \
[-use_power_threshold {value}] \
[-power_threshold {value}] \
[-opmode {value}] \
{filename}
```

# **Arguments**

```
-type power_cycle_accurate
```

Specifies the type of report to generate is a cycle accurate power report.

```
-vcd_file {path}
```

Specifies the path to the \*.vcd file that you want to import.

```
-style {value}
```

Specifies the format in which the report will be exported. The following table shows the acceptable values for this argument:

Value	Description
Text	The report will be exported as Text file
CSV	The report will be exported as CSV file

```
-partial_parse {value}
```

Specifies whether to partially parse the \*.vcd file. The following table shows the acceptable values for this argument:

Value	Description
true	Partially parses the *.vcd file
false	Does not partially parse the *.vcd file

```
-start_time {value}
```

This option is available only if <code>-partially\_parse</code> is set to <code>true</code>. Specifies the start time (in ns) to partially parse the \*.vcd file.

```
-end_time {value}
```

This option is available only if -partially\_parse is set to *true*. Specifies the end time (in ns) to partially parse the \*.vcd file.

```
-auto_detect_top_level_name {value}
```

Specifies whether to automatically detect the top-level name. The following table shows the acceptable values for this argument:



Value	Description
true	Automatically detects the top-level name
false	Does not automatically detect the top-level name

-top\_level\_name {name}

Specifies the top-level name.

-glitch\_filtering  $\{value\}$ 

Specifies whether to use glitch filtering. The following table shows the acceptable values for this argument:

Value	Description
true	Glitch filtering is on
auto	Enables automatic glitch filtering. This option will ignore any value specified in -glitch_threshold
false	Glitch filtering is off

-glitch\_threshold  $\{value\}$ 

This option is only available when <code>-glitch\_filtering</code> is set to <code>true</code>. Specifies the glitch filtering value (in ps).

-power\_summary {value}

Specifies whether to include the power summary, which shows the static and dynamic values in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the power summary in the report
false	Does not include the power summary in the report

-auto\_detect\_sampling\_period  $\{value\}$ 

Specifies whether to automatically detect the sampling period. The following table shows the acceptable values for this argument:

Value	Description
true	Automatically detects the sampling period
false	Does not automatically detect the sampling period

-sampling\_clock {}

Specifies the sampling clock.

-sampling\_rate\_per\_period {value}

Specifies whether to set the sampling rate per period. The following table shows the acceptable values for this argument:

Value	Description
true	Specifies the sampling rate per period



Value	Description
false	Specifies the sampling rate per half period

```
-sampling_offset {value}
```

Specifies the offset used to calculate the sampling offset (in ps).

```
-sampling_period {value}
```

Specifies the offset used to calculate the sampling period (in ps).

```
-use_only_local_extrema {value}
```

Specifies whether to limit the history size by keeping only local extrema. The following table shows the acceptable values for this argument:

Value	Description
true	Limits the history size by keeping only local extrema
false	Does not limit the history size by keeping only local extrema

```
-use_power_threshold {value}
```

Specifies whether to limit the history size by setting a power threshold. The following table shows the acceptable values for this argument:

Value	Description
true	Limits the history size by setting a power threshold
false	Does not limit the history size by setting a power threshold

```
-power_threshold \{value\}
```

Sets the power threshold value.

```
-opmode {value}
```

Use this option to specify the mode from which the operating conditions are extracted to generate the report.

Value	Description
Active	The operating mode is set to Active
Standby	The operating mode is set to Standby
Flash*Freeze	The operating mode is set to Flash*Freeze

{filename}

Specifies the name of the report.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.



#### **Examples**

This example generates a cycle accurate power report named report\_power\_cycle\_based.txt.

```
smartpower_report_power_peak_analyzer -partial_parse "TRUE" -vcd_file "power.vcd" -style
"Text" -start_time "0.05" -end_time "1.00" -auto_detect_top_level_name "TRUE" -
glitch_filtering "FALSE" -glitch_threshold "100" -auto_detect_sampling_period "TRUE" -
sampling_clock "clk" -sampling_rate_per_period "TRUE" -sampling_offset "0.00" -
sampling_period "10000.00" -use_only_local_extrema "TRUE" -use_power_threshold "TRUE" -
power_threshold "0.00" -opmode "Active" "report_power_cycle_based.txt"
```

#### See Also

Tcl documentation conventions

# smartpower\_report\_power\_sequencer

Tcl command; creates a scenario power report for a previously defined scenario. It includes information about the global device and SmartPower preferences selection, and the average power consumption and the excepted battery life for this sequence.

```
smartpower_report_power_sequencer\
[-powerunit {value}] \
[-frequnit {value}] \
[-opcond {value}] \
[-toggle {value}] \
[-scenario {value}] \
[-style {value}] \
[-battery_life {value}] \
[-battery_capacity {value}] \
[-rail_breakdown {value}] \
[-type_breakdown {value}] \
[-mode_breakdown {value}] \
[-opcond_summary {value}] \
[-op
```

#### **Arguments**

-powerunit {value}

Specifies the unit in which power is set. The following table shows the acceptable values for this argument:

Value	Description
W	The power unit is set to watts
mW	The power unit is set to milliwatts
uW	The power unit is set to microwatts

```
-frequnit {value}
```

Specifies the unit in which frequency is set. The following table shows the acceptable values for this argument:

Value	Description
Hz	The frequency unit is set to hertz



Value	Description
kHz	The frequency unit is set to kilohertz
MHz	The frequency unit is set to megahertz

-toggle {value}

Specifies the toggle. The following table shows the acceptable values for this argument:

Value	Description
true	The toggle is set to true
false	The toggle is set to false

-scenario{value}

Specifies a scenario that the report is generated from.

-style {value}

Specifies the format in which the report will be exported. The following table shows the acceptable values for this argument:

Value	Description
Text	The report will be exported as Text file
CSV	The report will be exported as CSV file

-battery\_life {value}

Specifies whether to include the battery life summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the battery life summary in the report
false	Does not include the battery life summary in the report

-battery\_capacity {value}

Specifies the battery capacity in A\*H.

-rail\_breakdown {value}

Specifies whether to include the breakdown by rail summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the breakdown by rail summary in the report
false	Does not include the breakdown by rail summary in the report. This is the default value.



```
-type_breakdown {value}
```

Specifies whether to include the breakdown by type summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the breakdown by type summary in the report
false	Does not include the breakdown by type summary in the report. This is the default value.

```
-mode_breakdown {value}
```

Specifies whether to include a breakdown by mode in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the breakdown by mode in the report
false	Does not include the breakdown by mode in the report. This is the default value.

```
-opcond_summary {value}
```

Specifies whether to include the operating conditions summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the operating conditions summary in the report
false	Does not include the operating conditions summary in the report

```
{filename.rpt}
```

Specifies the name of the report.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Notes**

- Flash\*Freeze, Sleep, and Shutdown are available only for certain families and devices.
- Worst and Best are available only for certain families and devices.

#### **Examples**

The following example generates a scenario power report named report.txt for my\_scenario:

```
smartpower_report_power_sequencer -scenario my_scenario -rail_breakdown true -
type_breakdown true -mode_breakdown true -style text -battery_capacity 10 report.txt
```

#### See Also

Scenario Power Report



# smartpower\_set\_mode\_for\_analysis

Tcl command; sets the mode for cycle-accurate power analysis.

```
smartpower_set_mode_for_analysis -mode {value}
```

#### **Arguments**

-mode {value}

Specifies the mode for cycle-accurate power analysis.

Value	Description
Active	The operating mode is set to Active
Standby	The operating mode is set to Standby
Flash*Freeze	The operating mode is set to Flash*Freeze

# **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

The following example sets the mode for analysis to active:

smartpower\_set\_mode\_for\_analysis -mode {active}

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_set\_mode\_for\_pdpr

This SmartPower Tcl command sets the operating mode used by the Power Driven Place and Route (PDPR) tool during power optimization.

```
smartpower_set_mode_for_pdpr -opmode {value}
```

#### **Parameters**

-opmode {value}

Value must be a valid operating mode.

This parameter is mandatory.

Sets the operating mode for your power driven place and route.

## **Exceptions**

None

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.



#### **Return Value**

This command does not return a value.

## **Examples**

This example sets the Active mode as the operating mode for Power Driven Place and Route.

```
set_mode_for_pdpr -opmode "Active"
```

This example creates a custom mode and set it to be used by Power Driven Place and Route (PDPR).

```
smartpower_add_new_custom_mode -name "MyCustomMode" \
-description "for PDPR" -base_mode "Active"
smartpower_set_mode_for_pdpr -opmode "MyCustomMode
```

#### See Also

**Tcl Command Documentation Conventions** 

# smartpower\_set\_operating\_condition

Tcl command; sets the operating conditions used in SmartPower to one of the pre-defined types.

```
smartpower_set_operating_condition -opcond {value}
```

#### **Arguments**

```
-opcond {value}
```

Specifies the value of the operating condition. The following table shows the acceptable values for this argument:

Value	Description
best	Sets the operating conditions to best
typical	Sets the operating conditions to typical
worst	Sets the operating conditions to worst

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

This example sets the operating conditions to best:

```
smartpower_set_operating_condition -opcond {best}
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_set\_operating\_conditions

Tcl command; sets the operating conditions used in SmartPower.



```
smartpower_set_operating_conditions "still_air | 1.0_mps | 2.5_mps | custom" -heatsink
"None | custom | 10mm_Low_Profile | 15mm_Medium_Profile | 20mm_High_Profile" -boardmodel
"None_Conservative | JEDEC_2s2p" [-teta_ja "decimal value"] [-teta_sa "decimal value"]
```

#### **Arguments**

```
-still_air {value}
```

Specifies the value for the still air operating condition. The following table shows the acceptable values for this argument:

Value	Description
1.0_mps	Sets the operating conditions to best
2.5_mps	Sets the operating conditions to typical
custom	Sets the operating conditions to worst

```
-heatsink {value}
```

Specifies the value of the operating condition. The following table shows the acceptable values for this argument:

Value	Description
none	No heat sink
custom	Sets a custom heat sink size
10mm_Low_Profile	10 mm heat sink
15mm_Low_Profile	15 mm heat sink
20mm_High_Profile	20 mm heat sink

```
-boardmodel \{value\}
```

Specifies your board model. The following table shows the acceptable values for this argument:

Value	Description
None_Conservative	No board model, conservative routing
JEDEC_2s2p	JEDEC 2s2p board model

```
-teta_ja {decimal_value}
```

Optional; sets your teta ja value; must be a positive decimal

-teta\_sa {decimal\_value}

Optional; sets your teta sa value; must be a positive decimal.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.



#### **Examples**

This example sets the operating conditions to best:

```
\verb|set_operating_conditions -airflow "still_air" - heatsink "None" - boardmodel "None_Conservative "|
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_set\_pin\_probability

Enables you to set the probability value of a pin driving an enable pin. For I/Os, if you do not use this command, the probability of the IOEnableSet is used. For memories, if you do not use this command, the probability of the MemoriesEnableSet is used.

```
smartpower_set_pin_probability -pin_name {pin_name} -pin_enable_rate {value}
```

## **Arguments**

```
-pin_name {pin_name}
```

Specifies the name of a pin for which the probability will be set. This pin must be the direct driver of an enable pin.

```
-pin_proba {value}
```

Specifies the value of the pin probability as a percentage, which can be any positive decimal between 0 and 100, inclusive.

## **Supported Families**

SmartFusion, IGLOO, ProASIC3, Fusion

#### **Notes**

None

## **Exceptions**

None

# **Examples**

The following example sets the probability of the pin driving the enable pin of a bidirectional I/O smartpower\_set\_pin\_probability -pin\_name mybibuf/U0/U1:EOUT \ -pin\_proba 50.4

#### See Also

smartpower\_remove\_pin\_probability

# smartpower\_set\_process

Tcl command; sets the process used in SmartPower to one of the pre-defined types.

```
smartpower_set_process -process {value}
```



## **Arguments**

-process {value}

Specifies the value of the operating condition. The following table shows the acceptable values for this argument:

Value	Description
Typical	Sets the process for SmartPower to typical
Maximum	Sets the process for SmartPower to maximum

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

This example sets the operating conditions to typical:

smartpower\_set\_process -process {Typical}

#### See Also

Tcl documentation conventions

# smartpower\_set\_scenario\_for\_analysis

Tcl command; sets the scenario for cycle-accurate power analysis.

```
smartpower_set_scenario_for_analysis -scenario{value}
```

## **Arguments**

-scenario {value}

Specifies the mode for cycle-accurate power analysis.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

The following example sets the scenario for analysis to my scenario:

smartpower\_set\_scenario\_for\_analysis -scenario {my\_scenario}

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_set\_temperature\_opcond

Tcl command; sets the temperature in the operating conditions to one of the pre-defined types.

smartpower\_set\_temperature\_opcond -use{value}



## **Arguments**

-use{value}

Specifies the temperature in the operating conditions. The following table shows the acceptable values for this argument:

Value	Description
oprange	Sets the temperature in the operating conditions as specified in your <u>Project Settings</u> .
design	Sets the temperature in the operating conditions as specified in the SmartPower design-wide operating range. Applies to SmartPower only.
mode	Sets the temperature in the operating conditions as specified in the SmartPower mode-specific operating range. Applies to SmartPower only.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

This example sets the temperature in the operating conditions as specified in the custom mode-settings:  $smartpower\_set\_temperature\_opcond -use\{mode\}$ 

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_set\_voltage\_opcond

Tcl command; sets the voltage in the operating conditions.

 $\verb|smartpower_set_voltage_opcond-voltage| \{value\} - \verb|use| \{value\} \}|$ 

## **Arguments**

-voltage{value}

Specifies the voltage supply in the operating conditions. The following table shows the acceptable values for this argument:

Value	Description
VDD	Sets the voltage operating conditions for VDD
VDDI 2.5	Sets the voltage operating conditions for VDDI 2.5
VPP	Sets the voltage operating conditions for VPP



-use{value}

Specifies the voltage in the operating conditions for each voltage supply. The following table shows the acceptable values for this argument:

Value	Description
oprange	Sets the voltage in the operating conditions as specified in your <u>Project Settings</u> .
design	Sets the voltage in the operating conditions as specified in the SmartPower design-wide operating range. Applies to SmartPower only.
mode	Sets the voltage in the operating conditions as specified in the SmartPower mode-specific operating range. Applies to SmartPower only.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

This example sets the VCCA as specified in the SmartPower mode-specific settings:

```
\verb|smartpower_set_voltage_opcond_voltage| \{ vcca \} - \verb|use| \{ mode \} |
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_temperature\_opcond\_set\_design\_wide

Tcl command; sets the temperature for SmartPower design-wide operating conditions.

```
\verb|smartpower_temperature_opcond_set_design_wide -best| \{value\} - typical \{value\} - worst| \{value\} - thermal_mode| \{value\} - typical \{val
```

#### **Arguments**

 $-\texttt{best}\{\textit{value}\}$ 

Specifies the best temperature (in degrees Celsius) used for design-wide operating conditions.

-typical{value}

Specifies the typical temperature (in degrees Celsius) used for design-wide operating conditions.

 $-{\tt worst}\{{\color{red} value}\}$ 

Specifies the worst temperature (in degrees Celsius) used for design-wide operating conditions.

-thermal\_mode{value}

Specifies the mode in which the junction temperature is computed. The following table shows the acceptable values for this argument:

Value	Description
ambient	The junction temperature will be iteratively computed with



Value	Description
	total static power
opcond	The junction temperature will be given as one of the operating condition range values specified in the device selection

## **Supported Families**

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

## **Examples**

This example sets the temperature for design-wide operating conditions to Best 20, Typical 30, and Worst 60:

```
\verb|smartpower_temperature_opcond_set_design_wide -best{20}| -typical{30}| -worst{60}|
```

#### See Also

<u>Tcl documentation conventions</u>

<u>Designer Tcl Command Reference</u>

# smartpower\_temperature\_opcond\_set\_mode\_specific

Tcl command; sets the temperature for SmartPower mode-specific operating conditions.

```
smartpower\_temperature\_opcond\_set\_mode\_specific - opmode\{value\} - thermal\_mode\{value\} - thermal\_mode\{value\}
```

## **Arguments**

-opmode {value}

Specifies the operating mode. The following table shows the acceptable values for this argument:

Value	Description
Active	The operating mode is set to Active
Standby	The operating mode is set to Standby
Flash*Freeze	The operating mode is set to Flash*Freeze

```
-thermal_mode{value}
```

Specifies the mode in which the junction temperature is computed. The following table shows the acceptable values for this argument:

Value	Description
ambient	The junction temperature will be iteratively computed with total static power
opcond	The junction temperature will be given as one of the operating condition range values specified in the device selection



```
-best{value}
```

Specifies the best temperature (in degrees Celsius) for the selected mode.

```
-typical{value}
```

Specifies the typical temperature (in degrees Celsius) for the selected mode.

```
-worst{value}
```

Specifies the worst temperature (in degrees Celsius) for the selected mode.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

This example sets the temperature for mode-specific operating conditions for mode1:

```
smartpower\_temperature\_opcond\_set\_mode\_specific -mode\{mode1\} -best\{20\} -typical\{30\} -worst\{60\}
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_voltage\_opcond\_set\_design\_wide

Tcl command; sets the voltage settings for SmartPower design-wide operating conditions.

```
smartpower\_voltage\_opcond\_set\_design\_wide -voltage\{value\} -best\{value\} -typical\{value\} -worst\{value\}
```

## **Arguments**

 $-{\tt voltage}\{{\color{red} value}\}$ 

Specifies the voltage supply in the operating conditions. The following table shows the acceptable values for this argument:

Value	Description
VDD	Sets the voltage operating conditions for VDD
VDDI 2.5	Sets the voltage operating conditions for VDDI 2.5
VPP	Sets the voltage operating conditions for VPP
VCCA	Sets the voltage operating conditions for VCCA
VCCI 3.3	Sets the voltage operating conditions for VCCI 3.3
VCCI 2.5	Sets the voltage operating conditions for VCCI 2.5
VCCI 1.8	Sets the voltage operating conditions for VCCI 1.8
VCCI 1.5	Sets the voltage operating conditions for VCCI 1.5
VCC33A	Sets the voltage operating conditions for VCC33A



Value	Description
VCCDA	Sets the voltage operating conditions for VCCDA

 $-best\{value\}$ 

Specifies the best voltage used for design-wide operating conditions.

-typical{value}

Specifies the typical voltage used for design-wide operating conditions.

-worst{value}

Specifies the worst voltage used for design-wide operating conditions.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

This example sets VCCA for design-wide to best 20, typical 30 and worst 40:

```
smartpower_voltage_opcond_set_design_wide -voltage{VCCA} -best{20} -typical{30} -worst{40}
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_voltage\_opcond\_set\_mode\_specific

Tcl command; sets the voltage settings for SmartPower mode-specific use operating conditions.

#### **Arguments**

-opmode {value}

Use this option to specify the mode from which the operating conditions are extracted to generate the report.

Value	Description
Active	The operating mode is set to Active
Standby	The operating mode is set to Standby
Flash*Freeze	The operating mode is set to Flash*Freeze

```
-voltage\{value\}
```

Specifies the voltage in the operating conditions. The following table shows the acceptable values for this argument:

Value	Description
VDD	Sets the voltage operating conditions for VDD



Value	Description
VDDI 2.5	Sets the voltage operating conditions for VDDI 2.5
VPP	Sets the voltage operating conditions for VPP
VCCA	Sets the voltage operating conditions for VCCA
VCCI 3.3	Sets the voltage operating conditions for VCCI 3.3
VCCI 2.5	Sets the voltage operating conditions for VCCI 2.5
VCCI 1.8	Sets the voltage operating conditions for VCCI 1.8
VCCI 1.5	Sets the voltage operating conditions for VCCI 1.5
VCC33A	Sets the voltage operating conditions for VCC33A
VCCDA	Sets the voltage operating conditions for VCCDA

```
-best{value}
```

Specifies the best voltage used for mode-specific operating conditions.

 $-{\tt typical}\{{\color{red} value}\}$ 

Specifies the typical voltage used for mode-specific operating conditions.

 $-\mathtt{worst}\{ \textcolor{red}{value} \}$ 

Specifies the worst voltage used for mode-specific operating conditions.

# **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

# **Examples**

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 



# SmartPower Tcl Commands - SmartFusion, IGLOO, ProASIC3, and Fusion

# report (Power)

Tcl command; creates a Power report, which enables you to determine if you have any power consumption problems in your design. It includes information about the global device and SmartPower preferences selection, and hierarchical detail (including gates, blocks, and nets), with a block-by-block, gate-by-gate, and net-by-net power summary SmartPower results.

```
report -type power \
[-powerunit {value}] \
[-frequnit {value}] \
[-opcond {value}] \
[-opmode {value}] \
[-toggle {value}] \
[-power_summary {value}] \
[-rail_breakdown{value}] \
[-type_breakdown{ value}] \
[-clock_breakdown{value}] \
[-thermal_summary {value}] \
[-battery_life {value}] \
[-opcond_summary {value}] \
[-clock_summary {value}] \
[-style {value}] \
[-sortorder {value}] \
[-sortby {value}] \
[-instance_breakdown {value}] \
[-power_threshold {value}] \
[-filter_instance {value}] \
[-min_power {number}] \
[-max_instance {integer >= 0}] \
[-activity_sortorder {value}] \
[-activity_sortby {value}] \
[-activity_summary {value}] \
[-frequency_threshold {value}] \
[-filter_pin {value}] \
[-min_frequency {value}] \
[-max_pin {value}] \
[-enablerates_sortorder {value}] \
[-enablerates_sortby {value}] \
[-enablerates_summary {value}] \
[-with_annotation_coverage {value}] \
{filename}
```

#### **Arguments**

```
-type power
```

Specifies the type of report to generate is a Power report.

```
-powerunit {value}
```

Specifies the unit in which power is set. The following table shows the acceptable values for this argument:



Value	Description
w	The power unit is set to watts
mW	The power unit is set to milliwatts
uW	The power unit is set to microwatts

-frequnit  $\{value\}$ 

Specifies the unit in which frequency is set. The following table shows the acceptable values for this argument:

Value	Description
Hz	The frequency unit is set to hertz
kHz	The frequency unit is set to kilohertz
MHz	The frequency unit is set to megahertz

-opcond  $\{value\}$ 

Specifies the operating condition. The following table shows the acceptable values for this argument:

Value	Description
worst	The operating condition is set to worst case
typical	The operating condition is set to typical case
best	The operating condition is set to best case

-opmode {value}

Specifies the operating mode. The following table shows the acceptable values for this argument:

Value	Description
Active	The operating mode is set to Active
Standby	The operating mode is set to Standby
Flash*Freeze	The operating mode is set to Flash*Freeze

-toggle  $\{value\}$ 

Specifies the toggle. The following table shows the acceptable values for this argument:

Value	Description
true	The toggle is set to true
false	The toggle is set to false



-power\_summary {value}

Specifies whether to include the power summary, which shows the static and dynamic values in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the power summary in the report
false	Does not include the power summary in the report

-rail\_breakdown {value}

Specifies whether to include the breakdown by rail summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the breakdown by rail summary in the report
false	Does not include the breakdown by rail summary in the report

-type\_breakdown {value}

Specifies whether to include the breakdown by type summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the breakdown by type summary in the report
false	Does not include the breakdown by type summary in the report

-clock\_breakdown {value}

Specifies whether to include the breakdown by clock domain in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the breakdown by clock domain summary in the report
false	Does not include the breakdown by clock domain summary in the report

-thermal\_summary {value}

Specifies whether to include the thermal summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the thermal summary in the report
false	Does not include the thermal summary in the report



-battery\_life {value}

Specifies whether to include the battery life summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the battery life summary in the report
false	Does not include the battery life summary in the report

-opcond\_summary {value}

Specifies whether to include the operating conditions summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the operating conditions summary in the report
false	Does not include the operating conditions summary in the report

-clock\_summary {value}

Specifies whether to include the clock domains summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the clock summary in the report
false	Does not include the clock summary in the report

-style {value}

Specifies the format in which the report will be exported. The following table shows the acceptable values for this argument:

Value	Description
Text	The report will be exported as Text file
CSV	The report will be exported as CSV file

-sortby  $\{value\}$ 

Specifies how to sort the values in the report. The following table shows the acceptable values for this argument:

Value	Description
power values	Sorts based on the power values
alphabetical	Sorts in an alphabetical order



```
-sortorder {value}
```

Specifies the sort order of the values in the report. The following table shows the acceptable values for this argument:

Value	Description
ascending	Sorts the values in ascending order
descending	Sorts the values in descending order

```
-instance_breakdown {value}
```

Specifies whether to include the breakdown by instance in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the breakdown by instance in the report
false	Does not include the breakdown by instance in the report

```
-power_threshold {value}
```

This specifies whether to include only the instances that consume power above a certain minimum value. When this command is set to true, the <code>-min\_power</code> argument must also be used to specify that only the instances that consume power above this minimum power value are the ones that are included in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the power threshold in the report
false	Does not include the power threshold in the report

```
-filter_instance {value}
```

This specifies whether to have a limit on the number of instances to include in the Power report. When this command is set to true, the <code>-max\_instance</code> argument must also be used to specify the maximum number of instances to be included into the Power report. The following table shows the acceptable values for this argument:

Value	Description
true	Indicates that you want to have a limit on the number of instances to include in the Power report
false	Indicates that you do not want to have a limit on the number of instances to include in the Power report

```
-min_power {number}
```

Specifies which block to expand based on the minimum power value of a block.

```
-max_instance {integer >= 0}
```

Sets the maximum number of instances to a specified integer greater than or equal to 0 (zero). This will limit the maximum number of instances to be included in the Power report.

```
-activity_sortorder {value}
```

Specifies the sort order for the activity summary. The following table shows the acceptable values for this argument:



Value	Description
ascending	Sorts the values in ascending order
descending	Sorts the values in descending order

-activity\_sortby  $\{value\}$ 

Specifies how to sort the values for the activity summary. The following table shows the acceptable values for this argument:

Value	Description
pin name	Sorts based on the pin name
net name	Sorts based on thepnet name
domain	Sorts based on the clock domain
frequency	Sorts based on the clock frequency
source	Sorts based on the clock frequency source

-activity\_summary  $\{value\}$ 

Specifies whether to include the activity summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the activity summary in the report
false	Does not include the activity summary in the report

-frequency\_threshold  $\{value\}$ 

Specifies whether to add a frequency threshold. The following table shows the acceptable values for this argument:

Value	Description
true	Adds a frequency threshold
false	Does not add a frequency threshold

-filter\_pin {value}

Specifies whether to filter by maximum number of pins. The following table shows the acceptable values for this argument:

Value	Description
true	Filters by maximum number of pins



Value	Description
false	Des not filter by maximum number of pins

-min\_frequency {value}

Sets the minimum frequency to {decimal value [unit { Hz | KHz | MHz}]}.

-max\_pin {value}

Sets the maximum number of pins.

-enablerates\_sortorder {value}

Specifies the sort order for the probabilities summary. The following table shows the acceptable values for this argument:

Value	Description
ascending	Sorts the values in ascending order
descending	Sorts the values in descending order

-enablerates\_sortby  $\{value\}$ 

Specifies how to sort the values for the probabilities summary. The following table shows the acceptable values for this argument:

Value	Description
pin name	Sorts based on the pin name
net name	Sorts based on the net name
domain	Sorts based on the clock domain
frequency	Sorts based on the clock frequency
source	Sorts based on the clock frequency source

-enablerates\_summary  $\{value\}$ 

Specifies whether to include the probabilities summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the activity summary in the report
false	Does not include the activity summary in the report

-with\_annotation\_coverage {value}

Specifies whether to include the annotation coverage summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the annotation coverage summary in the report
false	Does not include the annotation coverage summary in the



Value	Description
	report

```
{filename}
```

Specifies the name of the report.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Notes**

The following arguments have been removed. Running the script will trigger a warning message:
 Warning: Invalid argument: -argname "argvalue" Ignored. Ignore the warning.

```
-annotated_pins {value}
-stat_pow {value}
-dyn_pow {value}
```

- Flash\*Freeze, Sleep, and Shutdown are available only for certain families and devices.
- Worst and Best are available only for certain families and devices.

## **Examples**

This example generates a Power report named report.rpt.

```
report -type "power" \
"Power Values" \
"Descending" \
"TRUE" \
"FALSE" \
"FALSE" \
"Typical" \
-min_power "2 mW" \
"ACTIVE" \
"TRUE" \
"TRUE" \
"TRUE" \
"TRUE" \
"5" \
 "TRUE" \
 {e:\SmartPower\report.rpt}
```

#### See Also

**Designer Tcl Command Reference** 

# report (Data Change History)

Tcl command; creates a Data Change History report, which lists new features and enhancements, bug fixes and known issues for the current release that may impact the power consumption of the design.

```
report -type power_history \
{report.txt}
```



## **Arguments**

```
-type power_history
Specifies the type of report to generate is a data change history report.
{report.txt}
```

Specifies the name of the report. You must use .txt as the filename extension.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

This example generates a data change history report named report.txt.

```
report -type "power_history" \
{report.txt}
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# report (Activity and Hazards Power Report)

Tcl command; the activity and hazards report reads a VCD file and reports transitions and hazards for each clock cycle of the VCD file.

```
report -type power_activity_map \
[-vcd_file {path}] \
[-style {value}] \
[-partial_parse {value}] \
[-start_time {value}] \
[-end_time {value}] \
[-auto_detect_top_level_name {value}] \
[-top_level_name {name}] \
[-report_type {value}] \
[-report_query {value}] \
[-sortby {value }] \
[-sortorder {value }] \
[-max_net {value}] \
[-max_cycle {value}] \
[-clock_settings {value}] \
[-glitch_filtering {value}] \
[-glitch_threshold {value}] \
[-auto_construct_clock_domain {value}] \
[-clock_period {value}] \
[-clock_offset {value}] \
[-opmode {value}] \
{filename}
```

## **Arguments**

```
type -power_activity_map
Specifies the type of report to generate is an activity and hazards power report.
-vcd_file {path}
Specifies the path to the *.vcd file that you want to import.
-style {value}
```



Specifies the format in which the report will be exported. The following table shows the acceptable values for this argument:

Value	Description
Text	The report will be exported as Text file
CSV	The report will be exported as CSV file

```
-partial_parse {value}
```

Specifies whether to partially parse the \*.vcd file. The following table shows the acceptable values for this argument:

Value	Description
true	Partially parses the *.vcd file
false	Does not partially parse the *.vcd file

```
-start_time {value}
```

This option is available only if <code>-partially\_parse</code> is set to <code>true</code>. Specifies the start time (in ns) to partially parse the \*.vcd file.

```
-end_time {value}
```

This option is available only if <code>-partially\_parse</code> is set to <code>true</code>. Specifies the end time (in ns) to partially parse the \*.vcd file.

```
-auto_detect_top_level_name {value}
```

Specifies whether to automatically detect the top-level name. The following table shows the acceptable values for this argument:

Value	Description
true	Automatically detects the top-level name
false	Does not automatically detect the top-level name

```
-top_level_name {name}
```

Specifies the top-level name.

```
-report_type {value}
```

Specifies the report query type. The following table shows the acceptable values for this argument:

Value	Description
activity	Includes activity information for each net
power	Includes power information for each net
activity and power	Includes activity and power information for each net

```
-report_query {value}
```

Specifies the report type. The following table shows the acceptable values for this argument:



Value	Description
Report by Net - summary	Provides a summary report for each net
Report by Net - detailed	Provides a detailed report for each net
Report by Cycle - summary	Provides a summary report for each cycle
Report by cycle - detailed	Provides a detailed report for each cycle

-sortby {value}

Specifies how to sort the values in the report. The following table shows the acceptable values for this argument:

Value	Description
total power	Sorts based on the power values
spurious power	Sorts based on the spurious power
functional power	Sorts based on the functional power
spurious transitions	Sorts based on the spurious transitions
functional transitions	Sorts based on the functional transitions

-sortorder {value}

Specifies the sort order of the values in the report. This could be descending or ascending.

-max\_net {*value*}

Specifies the maximum number of nets to report. In a net summary or net details report, this argument limits the total number of entries. In a cycle details report, this argument limits the number of nets reported for each cycle.

-max\_cycle {value}

Specifies the maximum number of cycles to report. In a cycle summary or cycle details report, this argument limits the total number of entries. In a net details report, this argument limits the number of cycles reported for each net

-clock\_settings  $\{value\}$ 

Specifies the settings for the clock. The format is "< clock name >:< active edge { value } >". The following table shows the acceptable values for the active edge:

Value	Description
rising	Sets the clock to a rising active edge
falling	Sets the clock to a falling active edge
both	Sets the clock to both rising and falling active edge
not_active	Does not use the signal as a clock

-glitch\_filtering  $\{value\}$ 

Specifies whether to use glitch filtering. The following table shows the acceptable values for this argument:



Value	Description
true	Glitch filtering is on
auto	Enables automatic glitch filtering. This option will ignore any value specified in -glitch_threshold
false	Glitch filtering is off

-glitch\_threshold {value}

This option is only available when <code>-glitch\_filtering</code> is set to <code>true</code>. Specifies the glitch filtering value in ps.

```
-auto_construct_clock_domain {value}
```

Specifies whether to automatically construct the clock domain. The following table shows the acceptable values for this argument:

Value	Description
true	Automatically constructs the clock domain
false	Does not automatically construct the clock domain

```
-clock_period {value}
```

Use this option to specify a virtual clock period (in ps). This should be used if  $-auto\_construct\_clock\_domain$  is set to false.

```
-clock_offset {value}
```

Use this option to specify the time of the first active edge of the virtual clock (in ps). This should be used if  $-auto\_construct\_clock\_domain$  is set to false.

```
-opmode {value}
```

Use this option to specify the mode from which the operating conditions are extracted to generate the report.

Value	Description
Active	The operating mode is set to Active
Standby	The operating mode is set to Standby
Flash*Freeze	The operating mode is set to Flash*Freeze

{filename}

Specifies the name of the report.

## Supported Families

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

## **Examples**

This example generates an activity and hazards power report named report\_power\_activity\_map.txt.

```
report -type "power_activity_map" -vcd_file "D:/FPU/mul.vcd" -style "Text" -
partial_parse "TRUE" -start_time "0.05" -end_time "1.00" -auto_detect_top_level_name
"TRUE" -report_query "Report by Net - Summary" -clock_settings
"UUT/un3_out_3:Y:not_active" -clock_settings "clk:rising" -glitch_filtering "FALSE" -
```



```
glitch_threshold "100" -auto_construct_virtual_clock "TRUE" -virtual_clock_period
"10000.00" -virtual_clock_first_edge "0.00" -opmode "Active"\
{D:/FPU/report_power_activity_map.txt}
```

#### See Also

**Designer Tcl Command Reference** 

# smartpower\_add\_new\_scenario

Tcl command; creates a new scenario.

```
\verb|smartpower_add_new_scenario -name {value}| - \verb|description {value}| - \verb|mode {value}| \\
```

## **Arguments**

```
-name {value}
```

Specifies the name of the new scenario.

```
-description {value}
```

Specifies the description of the new scenario.

```
-mode {<operating mode>:<duration>}+
```

Specifies the mode(s) and duration(s) for the specified scenario.

## **Supported Families**

See the Tcl Commands and Supported Families table for a list of supported families.

## **Examples**

This example creates a new scenario called myscenario:

```
smartpower_add_new_scenario -name "MyScenario" -mode "Custom_1:50.00"
"Custom_2:25.00" -mode "Active:25.00"
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

## smartpower\_add\_pin\_in\_domain

Tcl command; adds a pin into a clock or set domain.

```
smartpower_add_pin_in_domain -pin_name {pin_name} -pin_type {value} -domain_name
{domain_name} -domain_type {value}
```

## **Arguments**

```
-pin_name {pin_name}
```

Specifies the name of the pin to add to the domain.

```
-pin_type {value}
```

Specifies the type of the pin to add. The following table shows the acceptable values for this argument:

Value	Description
clock	The pin to add is a clock pin
data	The pin to add is a data pin



```
-domain_name {domain_name}
```

Specifies the name of the domain in which to add the specified pin.

```
-domain_type {value}
```

Specifies the type of domain in which to add the specified pin. The following table shows the acceptable values for this argument:

Value	Description
clock	The domain is a clock domain
set	The domain is a set domain

## **Supported Families**

See the Tcl Commands and Supported Families table for a list of supported families.

#### **Notes**

- The domain\_name must be a name of an existing domain.
- The pin\_name must be a name of a pin that exists in the design.

## **Examples**

The following example adds a clock pin to an existing Clock domain:

```
smartpower_add_pin_in_domain -pin_name { XCMP3/U0/U1:Y } -pin_type {clock} -domain_name
{clk1} -domain_type {clock}
```

The following example adds a data pin to an existing Set domain:

```
smartpower\_add\_pin\_in\_domain - pin\_name \ \{XCMP3/U0/U1:Y\} - pin\_type \ \{data\} - domain\_name \ \{myset\} - domain\_type \ \{set\}
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

smartpower\_remove\_pin\_of\_domain

# smartpower\_battery\_settings

This SmartPower Tcl command sets the battery capacity in SmartPower. The battery capacity is used to compute the battery life of your design.

```
smartpower_battery_settings -capacity {decimal value}
```

#### **Parameters**

-capacity {decimal value}

Value must be a positive decimal.

This parameter is mandatory.

## **Exceptions**

None



#### **Returns**

This command does not return a value.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Usage**

The following table lists the parameters for the command, their types, and the values they can be set to.

smartpower_battery_settings	Туре	Value	Description
capacity	Decimal	Positive decimal	Specify the battery capacity in mA*Hours

## **Example**

This example sets the battery capacity to 1800 mA \* Hours.

smartpower\_battery\_settings -capacity {1800}

# smartpower\_change\_clock\_statistics

Tcl command; changes the default frequencies and probabilities for a specific domain.

```
\label{eq:smartpower_change_clock_statistics} $$\operatorname{smartpower\_change\_clock\_statistics} - \operatorname{domain\_name} \{value\} - \operatorname{clocks\_proba} \{value\} - \operatorname{registers\_proba} \{value\} - \operatorname{set\_reset\_freq} \{value\} - \operatorname{set\_reset\_proba} \{value\} - \operatorname{primaryinputs\_proba} \{value\} - \operatorname{combinational\_freq} \{value\} - \operatorname{combinational\_proba} \{value\} - \operatorname{com
```

### **Arguments**

```
-domain_name{value}
```

Specifies the domain name in which to initialize frequencies and probabilities.

```
-clocks_freq {value}
```

Specifies the user input frequency in Hz, KHz, or MHz for all clocks.

```
-clocks_proba {value}
```

Specifies the user input probability in % for all clocks.

```
-registers_freq {value}
```

Specifies the user input frequency (in Hz, KHz, or MHz) or the toggle rate (in %). If the unit is not provided and toggle rate is active, the value is handled as a toggle rate; if toggle rate is not active, the value is handled as a frequency.

```
-registers_proba {value}
```

Specifies the user input probability in % for all registers.

```
-set_reset_freq {value}
```

Specifies the user input frequency (in Hz, KHz, or MHz) or the toggle rate (in %). If the unit is not provided and toggle rate is active, the value is handled as a toggle rate; if toggle rate is not active, the value is handled as a frequency.

```
-set_reset_proba {value}
```

Specifies the user input probability in % for all set/reset nets.

```
-primaryinputs_freq {value}
```



Specifies the user input frequency (in Hz, KHz, or MHz) or the toggle rate (in %). If the unit is not provided and toggle rate is active, the value is handled as a toggle rate; if toggle rate is not active, the value is handled as a frequency.

```
-primaryinputs_proba {value}
```

Specifies the user input probability in % for all primary inputs.

```
-combinational_freq {value}
```

Specifies the user input frequency (in Hz, KHz, or MHz) or the toggle rate (in %). If the unit is not provided and toggle rate is active, the value is handled as a toggle rate; if toggle rate is not active, the value is handled as a frequency.

```
-combinational_proba {value}
```

Specifies the user input probability in % for all combinational combinational output.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

Note: This command is associated with the functionality of Initialize frequencies and probabilities dialog box.

## **Examples**

The following example initializes all clocks with:

```
smartpower_change_clock_statistics -domain_name \{my\_domain\} -clocks_freq \{10~MHz\} -clocks_proba \{20\} -registers_freq \{10~MHz\} -registers_proba \{20\} -set_reset_freq \{10~MHz\} -set_reset_proba \{20\} -primaryinputs_freq \{10~MHz\} -primaryinputs_proba \{20\} -combinational_freq \{10~MHz\} -combinational_proba \{20\}
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_change\_setofpin\_statistics

Tcl command; changes the default frequencies and probabilities for a specific set.

```
smartpower_change_setofpin_statistics -domain_name {value} -data_freq {value} -
data_proba {value}
```

## **Arguments**

```
-domain_name{value}
```

Specifies the domain name in which to initialize data frequencies and probabilities.

```
-data_freq {value}
```

Specifies the user input data frequency in Hz, KHz, or MHz for all sets of pins.

```
-data_proba {value}
```

Specifies the user input data probability in % for all sets of pins.

## Supported Families

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Notes**

This command is associated with the functionality of <u>Initialize frequencies and probabilities</u> dialog box.



## **Examples**

The following example initializes all clocks withs:

smartpower\_change\_setofpin\_statistics -domain\_name  $\{my\_domain\}$  -data\_freq  $\{10\ MHz\}$  -data\_proba  $\{20\}$ 

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

## smartpower\_commit

Tcl command; saves the changes to the design (.adb) file.

smartpower\_commit

## **Arguments**

None

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

smartpower\_commit

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

smartpower\_restore

# smartpower\_compute\_vectorless

This Tcl command executes a vectorless analysis of the current operating mode.

#### **Arguments**

None

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

 $\verb|smartpower_compute_vectorless| \\$ 

#### See Also

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# smartpower\_create\_domain

Tcl command; creates a new clock or set domain.



```
smartpower_create_domain -domain_type {value} -domain_name {domain_name}
```

## **Arguments**

```
-domain_type {value}
```

Specifies the type of domain to create. The following table shows the acceptable values for this argument:

Value Description	
clock	The domain is a clock domain
set	The domain is a set domain

```
-domain_name {domain_name}
```

Specifies the name of the new domain.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Notes**

The domain name cannot be the name of an existing domain.

The domain type must be either clock or set.

### **Examples**

The following example creates a new clock domain named "clk2":

```
\verb|smartpower_create_domain -domain_type {clock} -domain_name {clk2}|
```

The following example creates a new set domain named "myset":

 $\verb|smartpower_create_domain -domain_type {set}| -domain_name {myset}|$ 

#### See Also

Tcl documentation conventions

Designer Tcl Command Reference

smartpower\_remove\_domain

# smartpower\_edit\_scenario

Tcl command; edits a scenario.

```
\verb|smartpower_edit_scenario -name {value}| - \verb|description {value}| - \verb|mode {value}| - \verb|new_name {value}|
```

### **Arguments**

```
-name {value}
```

Specifies the name of the scenario.

```
-description {value}
```

Specifies the description of the scenario.

```
-mode {<operating mode>:<duration>}
```

Specifies the mode(s) and duration(s) for the specified scenario.



```
-new_name {value}
```

Specifies the new name for the scenario

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

This example edits the name of myscenario to finalscenario:

```
smartpower_edit_scenario -name myscenario -new_name finalscenario
```

#### See Also

<u>Tcl documentation conventions</u>

<u>Designer Tcl Command Reference</u>

# smartpower\_import\_vcd

This SmartPower Tcl command imports into SmartPower a VCD file generated by a simulation tool. SmartPower extracts the frequency and probability information from the VCD.

```
import_vcd -file "VCD file" [-opmode "mode name"] [-with_vectorless "TRUE | FALSE"] [-
partial_parse\ "TRUE | FALSE"] [-start_time "decimal value"] [-end_time "decimal value"]
\
[-auto_detect_top_level_name "TRUE | FALSE"] [-top_level_name "top level name"] [-
glitch_filtering\ "false | auto | true"] [-glitch_threshold "integer value"] [-stop_time
"decimal value"]
```

#### **Parameters**

```
-file "VCD file"
Value must be a file path. This parameter is mandatory.
[-opmode "mode name"]
Value must be a string. This parameter is optional.
[-with_vectorless "TRUE | FALSE"]
Value must be a boolean. This parameter is optional.
[-partial_parse "TRUE | FALSE"]
Value must be a boolean. This parameter is optional.
[-start_time "decimal value"]
Value must be a positive decimal. This parameter is optional.
[-end_time "decimal value"]
Value must be a positive decimal. This parameter is optional.
[-auto_detect_top_level_name "TRUE | FALSE"]
Value must be a boolean. This parameter is optional.
[-top_level_name "top level name"]
Value must be a string. This parameter is optional.
[-glitch_filtering "false | auto | true"]
Value must be one of false | auto | true. This parameter is optional.
[-glitch_threshold "integer value"]
Value must be a positive integer. This parameter is optional.
```

## **Exceptions**

None



## **Returns**

This command does not return a value.

Usage

This section lists all the parameters for the command, their types, and the values they can be set to. The default value is always listed first.

smartpower_import_vcd	Туре	Values	Description
file	String	Path to a VCD file	Path to a VCD file.
opmode	String	Operating mode name "Active" by default	Operating mode in which the VCD will be imported. If the mode doesn't exist, it will be created.
with_vectorless	Boolean	TRUE FALSE	Specify the method to set the frequency and probability information for signals not annotated by the VCD TRUE: use the vectorless analysis FALSE: use average value computed from the VCD.
partial_parse	Boolean	FALSE TRUE	Enable partial parsing of the VCD. Start time and end time need to be specified when TRUE.
start_time	Decimal value	positive decimal nanoseconds (ns)	Specify the starting timestamp of the VCD extraction in ns. It must be lower than the specified end_time. It must be lower than the last timestamp in the VCD file.
end_time	Decimal value	positive decimal nanoseconds (ns)	Specify the end timestamp of the VCD extraction in ns. It must be higher than the specified start_time.
auto_detect_top_level_name	Boolean	TRUE FALSE	Enable the auto detection of the top level name in the VCD file.  Top_level_name needs to be specified when FALSE.
top_level_name	Boolean	Full hierarchical name	Specify the full hierarchical name of the instance of the design in the VCD file.
glitch_filtering	Boolean	Auto FALSE TRUE	AUTO: Enable glitch filtering with predefined thereshold based on the family TRUE: Enable glitch filtering, glitch_threshold must be specified FALSE: Disable glitch filtering.
glitch_threshold	Integer	Positive integer	Specify the threshold in ps below which glitches are filtered out.



## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

The Tcl command below imports the power.vcd file generated by the simulator into SmartPower:

```
smartpower_import_vcd -file "../../simulation/power.vcd"
```

The Tcl command below extracts information between 1ms and 2ms in the simulation, and stores the information into a custom mode:

```
smartpower_import_vcd -file "../../simulation/power.vcd" -partial_parse TRUE -start_time
1000000 -end_time 2000000 -opmode "power_1ms_to_2ms"
```

# smartpower\_init\_do

Tcl command; initializes the frequencies and probabilities for clocks, registers, set/reset nets, primary inputs, combinational outputs, enables and other sets of pins, and selects a mode for initialization.

## **Arguments**

```
-with{value}
```

This sets the option of initializing frequencies and probabilities with vectorless analysis or with fixed values. The following table shows the acceptable values for this argument:

Value	Description
vectorless	Initializes frequencies and probabilities with vectorless analysis
fixed	Initializes frequencies and probabilities with fixed values

```
-opmode {value}
```

Optional; specifies the mode in which to initialize frequencies and probabilities. The value must be Active or Flash\*Freeze.

```
-clocks {value}
```

This sets the option of initializing frequencies and probabilities for all clocks. The following table shows the acceptable values for this argument:

Value	Description
true	Initializes frequencies and probabilities for all clocks
false	Does not initialize frequencies and probabilities for all clocks

```
-registers {value}
```

This sets the option of initializing frequencies and probabilities for all registers. The following table shows the acceptable values for this argument:

Value	Description
true	Initializes frequencies and probabilities for all registers
false	Does not initialize frequencies and probabilities for all registers



-set\_reset {value}

This sets the option of initializing frequencies and probabilities for all set/reset nets. The following table shows the acceptable values for this argument:

Value	Description
true	Initializes frequencies and probabilities for all set/reset nets
false	Does not initialize frequencies and probabilities for all set/reset nets

-primaryinputs{value}

This sets the option of initializing frequencies and probabilities for all primary inputs. The following table shows the acceptable values for this argument:

Value	Description
true	Initializes frequencies and probabilities for all primary inputs
false	Does not initialize frequencies and probabilities for all primary inputs

-combinational {value}

This sets the option of initializing frequencies and probabilities for all combinational outputs. The following table shows the acceptable values for this argument:

Value	Description
true	Initializes frequencies and probabilities for all combinational outputs
false	Does not initialize frequencies and probabilities for all combinational outputs

-enables {value}

This sets the option of initializing frequencies and probabilities for all enable sets of pins. The following table shows the acceptable values for this argument:

Value	Description
true	Initializes frequencies and probabilities for all enable sets of pins
false	Does not initialize frequencies and probabilities for all enable sets of pins

-othersets {value}

This sets the option of initializing frequencies and probabilities for all other sets of pins. The following table shows the acceptable values for this argument:

Value	Description	
true	Initializes frequencies and probabilities for all other sets of pins	
false	Does not initialize frequencies and probabilities for all other sets of	



Value	Description
	pins

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

Note: This command is associated with the functionality of Initialize frequencies and probabilities dialog box.

## **Examples**

The following example initializes all clocks with:

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_init\_set\_clocks\_options

Tcl command; initializes the clock frequency options of all clock domains.

## **Arguments**

```
-with_clock_constraints {value}
```

This sets the option of initializing the clock frequencies with frequency constraints from SmartTime. The following table shows the acceptable values for this argument:

Value	Description
true	Sets initialize clock frequencies with clock constraints ON
false	Sets initialize clock frequencies with clock constraints OFF

```
-with_default_values {value}
```

This sets the option of initializing the clock frequencies with a user input default value. The following table shows the acceptable values for this argument:

Value	Description	
true	Sets initialize clock frequencies with default values ON	
false	Sets initialize clock frequencies with default values OFF	

```
-freq {value}
```

Specifies the user input frequency in Hz, KHz, or MHz.

```
-duty_cycle {value}
```

Specifies the user input duty cycles in %.



## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Notes**

This command is associated with the functionality of Initialize frequencies and probabilities dialog box.

## **Examples**

```
The following example initializes all clocks after executing \underline{\text{smartpower\_init\_do}} with -clocks {true}: \underline{\text{smartpower\_init\_set\_clocks\_options}} -with_clock_constraints {true} -with_default_values {true} -freq {10 MHz} -duty_cycle {20}
```

#### See Also

<u>Tcl documentation conventions</u> <u>Designer Tcl Command Reference</u>

# smartpower\_init\_set\_combinational\_options

Tcl commands; initializes the frequency and probability of all combinational outputs.

```
smartpower_init_set_combinational_options -freq {value} -proba {value}
```

## **Arguments**

```
-freq {value}
```

Specifies the user input frequency (in Hz, KHz, or MHz) or the toggle rate (in %). If the unit is not provided and toggle rate is active, the value is handled as a toggle rate; if toggle rate is not active, the value is handled as a frequency.

```
-proba {value}
```

Specifies the user input probability in %.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Notes**

This command is associated with the functionality of <u>Initialize frequencies and probabilities</u> dialog box.

## **Examples**

```
The following example initializes all combinational signals after executing smartpower_init_do with -
combinational {true}:
smartpower_init_set_combinational_options -freq {10 MHz} -proba {20}
```

#### See Also

<u>Tcl documentation conventions</u>

<u>Designer Tcl Command Reference</u>

# smartpower\_init\_set\_enables\_options

Tcl command; initializes the clock frequency of all enable clocks with the initialization options.

```
smartpower_init_set_enables_options -freq {value} -proba {value}
```



## **Arguments**

```
-freq {value}
Specifies the user input frequency (in Hz, KHz, or MHz).
-proba {value}
Specifies the user input probability in %.
```

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Notes**

This command is associated with the functionality of Initialize frequencies and probabilities dialog box.

## **Examples**

```
The following example initializes all clocks after executing \underline{\text{smartpower\_init\_do}} with -enables {true}: smartpower_init_set_enables_options -freq {10 MHz} -proba {20}
```

#### See Also

Tcl documentation conventions

Designer Tcl Command Reference

# smartpower\_init\_set\_primaryinputs\_options

Tcl command; initializes the frequency and probability of all primary inputs.

```
smartpower_init_set_primaryinputs_options -freq {value} -proba {value}
```

## **Arguments**

```
-freq {value}
```

Specifies the user input frequency (in Hz, KHz, or MHz) or the toggle rate (in %). If the unit is not provided and toggle rate is active, the value is handled as a toggle rate; if toggle rate is not active, the value is handled as a frequency.

```
-proba {value}
```

Specifies the user input probability in %.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Notes**

This command is associated with the functionality of Initialize frequencies and probabilities dialog box.

## **Examples**

```
The following example initializes all primary inputs after executing smartpower_init_do with -
primaryinputs {true}:
smartpower_init_set_primaryinputs_options -freq {10 MHz} -proba {20}
```

#### See Also

<u>Tcl documentation conventions</u>

Designer Tcl Command Reference



# smartpower\_init\_set\_registers\_options

Tcl command; initializes the frequency and probability of all register outputs.

```
smartpower_init_set_registers_options -freq {value} -proba {value}
```

## **Arguments**

```
-freq {value}
```

Specifies the user input frequency (in Hz, KHz, or MHz) or the toggle rate (in %). If the unit is not provided and toggle rate is active, the value is handled as a toggle rate; if toggle rate is not active, the value is handled as a frequency.

```
-proba {value}
```

Specifies the user input probability in %.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Notes**

This command is associated with the functionality of Initialize frequencies and probabilities dialog box.

## **Exceptions**

None

## **Examples**

```
The following example initializes all register outputs after executing smartpower_init_do with -
registers {true}:
smartpower_init_set_registers_options -freq {10 MHz} -proba {20}
```

#### See Also

<u>Tcl documentation conventions</u>

Designer Tcl Command Reference

# smartpower\_init\_setofpins\_values

Tcl command; initializes the frequency and probability of all sets of pins.

```
smartpower_init_setofpins_values -domain_name {name} -freq {value} -proba {value}
```

## **Arguments**

```
-domain_name{name}
```

Specifies the set of pins that will be initialized. The following table shows the acceptable values for this argument:

Value	Description
IOsEnableSet	Specifies that the IOsEnableSet set of pins will be initialized
MemoriesEnableSet	Specifies that the MemoriesEnableSet set of pins will be initialized



```
-freq {value}
Specifies the user input frequency in Hz, MHz, or KHz.
-proba {value}
Specifies the user input probability in %.
```

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Notes**

This command is associated with the functionality of Initialize frequencies and probabilities dialog box.

## **Examples**

```
The following example initializes all primary inputs after executing \underline{\mathtt{smartpower\_init\_do}} with - othersets {true}: \underline{\mathtt{smartpower\_init\_setofpins\_values}} -domain_name {IOsEnableSet} -freq {10 MHz} -proba {20}
```

#### See Also

Tcl documentation conventions

Designer Tcl Command Reference

## smartpower\_remove\_all\_annotations

Tcl command; removes all initialization annotations for the specified mode.

```
smartpower_remove_all_annotations -opmode {value}
```

## **Arguments**

```
-opmode {value}
```

Removes all initialization annotations for the specified mode, where value must be Active or Flash\*Freeze.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Notes**

This command is associated with the functionality of Initialize frequencies and probabilities dialog box.

## **Examples**

The following example initializes all clocks with opmode Acitve:

```
smartpower_remove_all_annotations -opmode {Active}
```

#### See Also

<u>Tcl documentation conventions</u>
<u>Designer Tcl Command Reference</u>



# smartpower\_remove\_file

Tcl command; removes a VCD file from the specified mode or all operating mode. Frequency and probability information of signals annotated by the VCD are set back to the default value.

```
remove_file
-file {value} \
-format {value} \
-opmode {value} \
```

## **Arguments**

```
-file {value}
```

Specifies the file to be removed. This is mandatory.

```
-format VCD
```

Specifies that the type to be removed is a VCD file. This is mandatory.

```
[-opmode {value}]
```

Specifies the operating mode. This is optional. The following table shows the acceptable values for this argument:

Value	Description
Active	The operating mode is set to active
Standby	The operating mode is set to Static
Flash*Freeze	The operating mode is set to Flash*Freeze

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

This example removes the file test.vcd from the Active mode.

```
smartpower_remove_file -file "test.vcd" -format VCD -opmode "Active"
```

This example removes the VCD file power1.vcd from all operating modes:

```
smartpower_remove_file -file "power1.vcd" -format VCD
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_remove\_pin\_probability

Tcl command; removes the probability value associated with a specific pin. This pin will have a default probability based on the domain set it belongs to.

```
smartpower_remove_pin_probability -pin_name {pin_name}
```

## **Arguments**

```
-pin_name {pin_name}
```



Specifies the name of the pin with the probability to remove. This pin must be the direct driver of an enable pin.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

The following example removes the probability of the pin driving the enable pin of a bidirectional I/O: Smartpower\_remove\_pin\_probability -pin\_name mybibuf/U0/U1:EOUT

#### See Also

<u>Tcl documentation conventions</u>
<u>Designer Tcl Command Reference</u>
smartpower\_set\_pin\_probability

# smartpower\_remove\_scenario

Tcl command; removes a scenario from the current design.

```
smartpower_remove_scenario -name {value}
```

## **Arguments**

```
-name {value}
Specifies the name of the scenario.
```

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

This example removes a scenario from the current design:

```
smartpower_remove_scenario -name myscenario
```

#### See Also

<u>Tcl documentation conventions</u> <u>Designer Tcl Command Reference</u>

## smartpower\_report\_power

Tcl command; creates a Power report, which enables you to determine if you have any power consumption problems in your design. It includes information about the global device and SmartPower preferences selection, and hierarchical detail (including gates, blocks, and nets), with a block-by-block, gate-by-gate, and net-by-net power summary SmartPower results.

```
smartpower_report_power\
[-powerunit {value}] \
[-frequnit {value}] \
[-opcond {value}] \
[-opmode {value}] \
[-toggle {value}] \
[-power_summary {value}] \
[-rail_breakdown{value}] \
```



```
[-type_breakdown{ value}] \
[-clock_breakdown{value}] \
[-thermal_summary {value}] \
[-battery_life {value}] \
[-opcond_summary {value}] \
[-clock_summary {value}] \
[-style {value}] \
[-sortorder {value}] \
[-sortby {value}] \
[-instance_breakdown {value}] \
[-power_threshold {value}] \
[-filter_instance {value}] \
[-min_power {number}] \
[-max_instance {integer >= 0}] \
[-activity_sortorder {value}] \
[-activity_sortby {value}] \
[-activity_summary {value}] \
[-frequency_threshold {value}] \
[-filter_pin {value}] \
[-min_frequency {value}] \
[-max_pin {value}] \
[-enablerates_sortorder {value}] \
[-enablerates_sortby {value}] \
[-enablerates_summary {value}] \
[-with_annotation_coverage {value}] \
{filename}
```

## **Arguments**

-powerunit {value}

Specifies the unit in which power is set. The following table shows the acceptable values for this argument:

Value	Description
w	The power unit is set to watts
mW	The power unit is set to milliwatts
uW	The power unit is set to microwatts

```
-frequnit \{value\}
```

Specifies the unit in which frequency is set. The following table shows the acceptable values for this argument:

Value	Description
Hz	The frequency unit is set to hertz
kHz	The frequency unit is set to kilohertz
MHz	The frequency unit is set to megahertz

```
-opcond {value}
```

Specifies the operating condition. The following table shows the acceptable values for this argument:



Value	Description
worst	The operating condition is set to worst case
typical	The operating condition is set to typical case
best	The operating condition is set to best case

-opmode {value}

Specifies the operating mode. The following table shows the acceptable values for this argument:

Value	Description
Active	The operating mode is set to Active
Standby	The operating mode is set to Standby
Flash*Freeze	The operating mode is set to Flash*Freeze

-toggle {value}

Specifies the toggle. The following table shows the acceptable values for this argument:

Value	Description
true	The toggle is set to true
false	The toggle is set to false

-power\_summary {value}

Specifies whether to include the power summary, which shows the static and dynamic values in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the power summary in the report
false	Does not include the power summary in the report

-rail\_breakdown {value}

Specifies whether to include the breakdown by rail summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the breakdown by rail summary in the report
false	Does not include the breakdown by rail summary in the report

-type\_breakdown  $\{value\}$ 

Specifies whether to include the breakdown by type summary in the report. The following table shows the acceptable values for this argument:



Value	Description
true	Includes the breakdown by type summary in the report
false	Does not include the breakdown by type summary in the report

-clock\_breakdown {value}

Specifies whether to include the breakdown by clock domain in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the breakdown by clock domain summary in the report
false	Does not include the breakdown by clock domain summary in the report

-thermal\_summary {value}

Specifies whether to include the thermal summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the thermal summary in the report
false	Does not include the thermal summary in the report

-battery\_life  $\{value\}$ 

Specifies whether to include the battery life summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the battery life summary in the report
false	Does not include the battery life summary in the report

-opcond\_summary  $\{value\}$ 

Specifies whether to include the operating conditions summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the operating conditions summary in the report
false	Does not include the operating conditions summary in the report



```
-clock_summary {value}
```

Specifies whether to include the clock domains summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the clock summary in the report
false	Does not include the clock summary in the report

```
-style {value}
```

Specifies the format in which the report will be exported. The following table shows the acceptable values for this argument:

Value	Description
Text	The report will be exported as Text file
CSV	The report will be exported as CSV file

```
-sortby {value}
```

Specifies how to sort the values in the report. The following table shows the acceptable values for this argument:

Value	Description
power values	Sorts based on the power values
alphabetical	Sorts in an alphabetical order

```
-sortorder {value}
```

Specifies the sort order of the values in the report. The following table shows the acceptable values for this argument:

Value	Description
ascending	Sorts the values in ascending order
descending	Sorts the values in descending order

```
-instance_breakdown {value}
```

Specifies whether to include the breakdown by instance in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the breakdown by instance in the report
false	Does not include the breakdown by instance in the report

```
-power_threshold \{value\}
```

This specifies whether to include only the instances that consume power above a certain minimum value. When this command is set to true, the <code>-min\_power</code> argument must also be used to specify that only the



instances that consume power above this minimum power value are the ones that are included in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the power threshold in the report
false	Does not include the power threshold in the report

```
-filter_instance {value}
```

This specifies whether to have a limit on the number of instances to include in the Power report. When this command is set to true, the <code>-max\_instance</code> argument must also be used to specify the maximum number of instances to be included into the Power report. The following table shows the acceptable values for this argument:

Value	Description
true	Indicates that you want to have a limit on the number of instances to include in the Power report
false	Indicates that you do not want to have a limit on the number of instances to include in the Power report

```
-min_power {number}
```

Specifies which block to expand based on the minimum power value of a block.

```
-max_instance {integer >= 0}
```

Sets the maximum number of instances to a specified integer greater than or equal to 0 (zero). This will limit the maximum number of instances to be included in the Power report.

```
-activity_sortorder {value}
```

Specifies the sort order for the activity summary. The following table shows the acceptable values for this argument:

Value	Description
ascending	Sorts the values in ascending order
descending	Sorts the values in descending order

```
-activity_sortby {value}
```

Specifies how to sort the values for the activity summary. The following table shows the acceptable values for this argument:

Value	Description
pin name	Sorts based on the pin name
net name	Sorts based on thepnet name
domain	Sorts based on the clock domain
frequency	Sorts based on the clock frequency
source	Sorts based on the clock frequency source



```
-activity_summary {value}
```

Specifies whether to include the activity summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the activity summary in the report
false	Does not include the activity summary in the report

```
-frequency_threshold \{value\}
```

Specifies whether to add a frequency threshold. The following table shows the acceptable values for this argument:

Value	Description
true	Adds a frequency threshold
false	Does not add a frequency threshold

```
-filter_pin {value}
```

Specifies whether to filter by maximum number of pins. The following table shows the acceptable values for this argument:

Value	Description
true	Filters by maximum number of pins
false	Des not filter by maximum number of pins

```
-min_frequency {value}
```

Sets the minimum frequency to {decimal value [unit { Hz | KHz | MHz}]}.

```
-max_pin {value}
```

Sets the maximum number of pins.

```
-enablerates_sortorder {value}
```

Specifies the sort order for the probabilities summary. The following table shows the acceptable values for this argument:

Value	Description
ascending	Sorts the values in ascending order
descending	Sorts the values in descending order

```
-enablerates_sortby \{value\}
```

Specifies how to sort the values for the probabilities summary. The following table shows the acceptable values for this argument:

Value	Description
pin name	Sorts based on the pin name
net name	Sorts based on the net name



Value	Description
domain	Sorts based on the clock domain
frequency	Sorts based on the clock frequency
source	Sorts based on the clock frequency source

```
-enablerates_summary \{value\}
```

Specifies whether to include the probabilities summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the activity summary in the report
false	Does not include the activity summary in the report

```
-with_annotation_coverage {value}
```

Specifies whether to include the annotation coverage summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the annotation coverage summary in the report
false	Does not include the annotation coverage summary in the report

{filename}

Specifies the name of the report.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Notes**

• The following arguments have been removed. Running the script will trigger a warning message: Warning: Invalid argument: -argname "argvalue" Ignored. Ignore the warning.

```
-annotated_pins {value}
-stat_pow {value}
-dyn_pow {value}
```

- Flash\*Freeze, Sleep, and Shutdown are available only for certain families and devices.
- Worst and Best are available only for certain families and devices.

## **Examples**

This example generates a Power report named report.rpt.

```
smartpower_report_power -powerunit "uW" -frequnit "MHz" -opcond "Typical" -opmode
"Active" -toggle "TRUE" -rail_breakdown "TRUE" -battery_life "TRUE" -style "Text" -
power_summary "TRUE" -activity_sortby "Source" text_report.txt
```



## smartpower\_report\_power\_activity\_map

Tcl command; the activity and hazards report reads a VCD file and reports transitions and hazards for each clock cycle of the VCD file.

```
smartpower_report_power_activity_map \
[-vcd_file {path}] \
[-style {value}] \
[-partial_parse {value}] \
[-start_time {value}] \
[-end_time {value}] \
[-auto_detect_top_level_name {value}] \
[-top_level_name {name}] \
[-report_type {value}] \
[-report_query {value}] \
[-sortby {value }] \
[-sortorder {value }] \
[-max_net {value}] \
[-max_cycle {value}] \
[-clock_settings {value}] \
[-glitch_filtering {value}] \
[-glitch_threshold {value}] \
[-auto_construct_clock_domain {value}]
[-clock_period {value}] \
[-clock_offset {value}] \
[-opmode {value}] \
{filename}
```

## **Arguments**

```
-vcd_file {path}
```

Specifies the path to the \*.vcd file that you want to import.

```
-style {value
```

Specifies the format in which the report will be exported. The following table shows the acceptable values for this argument:

Value	Description
Text	The report will be exported as Text file
CSV	The report will be exported as CSV file

```
-partial_parse {value}
```

Specifies whether to partially parse the \*.vcd file. The following table shows the acceptable values for this argument:

Value	Description
true	Partially parses the *.vcd file
false	Does not partially parse the *.vcd file

```
-start_time {value}
```

This option is available only if <code>-partially\_parse</code> is set to <code>true</code>. Specifies the start time (in ns) to partially parse the \*.vcd file.



```
-end_time {value}
```

This option is available only if -partially\_parse is set to true. Specifies the end time (in ns) to partially parse the \*.vcd file.

```
-auto_detect_top_level_name {value}
```

Specifies whether to automatically detect the top-level name. The following table shows the acceptable values for this argument:

Value	Description
true	Automatically detects the top-level name
false	Does not automatically detect the top-level name

```
-top_level_name {name}
```

Specifies the top-level name.

```
-report_type {value}
```

Specifies the report query type. The following table shows the acceptable values for this argument:

Value	Description
activity	Includes activity information for each net
power	Includes power information for each net
activity and power	Includes activity and power information for each net

```
-report_query {value}
```

Specifies the report type. The following table shows the acceptable values for this argument:

Value	Description
Report by Net - summary	Provides a summary report for each net
Report by Net - detailed	Provides a detailed report for each net
Report by Cycle - summary	Provides a summary report for each cycle
Report by cycle - detailed	Provides a detailed report for each cycle

```
-sortby {value}
```

Specifies how to sort the values in the report. The following table shows the acceptable values for this argument:

Value	Description
total power	Sorts based on the power values
spurious power	Sorts based on the spurious power
functional power	Sorts based on the functional power
spurious transitions	Sorts based on the spurious transitions



Value	Description
functional transitions	Sorts based on the functional transitions

-sortorder {value}

Specifies the sort order of the values in the report. This could be descending or ascending.

```
-max_net {value}
```

Specifies the maximum number of nets to report. In a net summary or net details report, this argument limits the total number of entries. In a cycle details report, this argument limits the number of nets reported for each cycle.

```
-max_cycle {value}
```

Specifies the maximum number of cycles to report. In a cycle summary or cycle details report, this argument limits the total number of entries. In a net details report, this argument limits the number of cycles reported for each net

```
-clock_settings {value}
```

Specifies the settings for the clock. The format is "< clock name >:< active edge { value } >". The following table shows the acceptable values for the active edge:

Value	Description
rising	Sets the clock to a rising active edge
falling	Sets the clock to a falling active edge
both	Sets the clock to both rising and falling active edge
not_active	Does not use the signal as a clock

-glitch\_filtering {value}

Specifies whether to use glitch filtering. The following table shows the acceptable values for this argument:

Value	Description
true	Glitch filtering is on
auto	Enables automatic glitch filtering. This option will ignore any value specified in -glitch_threshold
false	Glitch filtering is off

-glitch\_threshold {value}

This option is only available when <code>-glitch\_filtering</code> is set to <code>true</code>. Specifies the glitch filtering value in ps.

```
-auto_construct_clock_domain {value}
```

Specifies whether to automatically construct the clock domain. The following table shows the acceptable values for this argument:

Value	Description
true	Automatically constructs the clock domain
false	Does not automatically construct the clock domain



```
-clock_period {value}Use this option to specify a virtual clock period (in ps). This should be used if -
```

auto\_construct\_clock\_domain is set to false.
-clock\_offset {value}

Use this option to specify the time of the first active edge of the virtual clock (in ps). This should be used if -auto\_construct\_clock\_domain is Set to false.

-opmode {value}

Use this option to specify the mode from which the operating conditions are extracted to generate the report.

Value	Description
Active	The operating mode is set to Active
Standby	The operating mode is set to Standby
Flash*Freeze	The operating mode is set to Flash*Freeze

{filename}

Specifies the name of the report.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

This example generates an activity and hazards power report named report\_power\_activity\_map.txt.

```
smartpower_report_power_activity_map -partial_parse "TRUE" -start_time "1.0" -end_time
"3.0" -auto_detect_top_level_name "TRUE" -top_level_name "mytopmodule" -glitch_filtering
"auto" -style "Text" -opmode "Active"
-vcd_file power.vcd -report_query "Report by Net - summary" -clock_period "2000.0" -
clock_offset "10.0" "report_power_activity_map_partial.txt"
```

# smartpower\_report\_power\_peak\_analyzer

Tcl command; creates a cycle accurate power report, which reports a power waveform with one power value per clock period or half-period instead of an average power for the whole simulation.

```
smartpower_report_power_peak_analyzer\
[-vcd_file {path}] \
[-style {value}] \
[-partial_parse {value}] \
[-start_time {value}] \
[-end_time {value}] \
[-auto_detect_top_level_name {value}] \
[-fop_level_name {name}] \
[-glitch_filtering {value}] \
[-glitch_threshold {value}] \
[-auto_detect_sampling_period {value}] \
[-sampling_clock { }] \
[-sampling_rate_per_period {value}] \
[-sampling_offset {value}] \
[-samp
```



```
[-sampling_period {value}] \
[-use_only_local_extrema {value}] \
[-use_power_threshold {value}] \
[-power_threshold {value}] \
[-opmode {value}] \
{filename}
```

```
-type power_cycle_accurate
```

Specifies the type of report to generate is a cycle accurate power report.

```
-vcd_file {path}
```

Specifies the path to the \*.vcd file that you want to import.

```
-style {value}
```

Specifies the format in which the report will be exported. The following table shows the acceptable values for this argument:

Value	Description
Text	The report will be exported as Text file
CSV	The report will be exported as CSV file

```
-partial_parse {value}
```

Specifies whether to partially parse the \*.vcd file. The following table shows the acceptable values for this argument:

Value	Description
true	Partially parses the *.vcd file
false	Does not partially parse the *.vcd file

```
-start_time {value}
```

This option is available only if  $-partially\_parse$  is set to true. Specifies the start time (in ns) to partially parse the \*.vcd file.

```
-end_time {value}
```

This option is available only if <code>-partially\_parse</code> is set to <code>true</code>. Specifies the end time (in ns) to partially parse the \*.vcd file.

```
-auto_detect_top_level_name {value}
```

Specifies whether to automatically detect the top-level name. The following table shows the acceptable values for this argument:

Value	Description
true	Automatically detects the top-level name
false	Does not automatically detect the top-level name

```
-top_level_name {name}
```

Specifies the top-level name.



-glitch\_filtering {value}

Specifies whether to use glitch filtering. The following table shows the acceptable values for this argument:

Value	Description
true	Glitch filtering is on
auto	Enables automatic glitch filtering. This option will ignore any value specified in -glitch_threshold
false	Glitch filtering is off

-glitch\_threshold {value}

This option is only available when <code>-glitch\_filtering</code> is set to <code>true</code>. Specifies the glitch filtering value (in ps).

-power\_summary {value}

Specifies whether to include the power summary, which shows the static and dynamic values in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the power summary in the report
false	Does not include the power summary in the report

-auto\_detect\_sampling\_period {value}

Specifies whether to automatically detect the sampling period. The following table shows the acceptable values for this argument:

Value	Description
true	Automatically detects the sampling period
false	Does not automatically detect the sampling period

-sampling\_clock {}

Specifies the sampling clock.

-sampling\_rate\_per\_period  $\{value\}$ 

Specifies whether to set the sampling rate per period. The following table shows the acceptable values for this argument:

Value	Description
true	Specifies the sampling rate per period
false	Specifies the sampling rate per half period

-sampling\_offset {value}

Specifies the offset used to calculate the sampling offset (in ps).

-sampling\_period {value}

Specifies the offset used to calculate the sampling period (in ps).



```
-use_only_local_extrema {value}
```

Specifies whether to limit the history size by keeping only local extrema. The following table shows the acceptable values for this argument:

Value	Description
true	Limits the history size by keeping only local extrema
false	Does not limit the history size by keeping only local extrema

```
-use_power_threshold {value}
```

Specifies whether to limit the history size by setting a power threshold. The following table shows the acceptable values for this argument:

Value	Description
true	Limits the history size by setting a power threshold
false	Does not limit the history size by setting a power threshold

```
-power_threshold {value}
```

Sets the power threshold value.

-opmode {value}

Use this option to specify the mode from which the operating conditions are extracted to generate the report.

Value	Description
Active	The operating mode is set to Active
Standby	The operating mode is set to Standby
Flash*Freeze	The operating mode is set to Flash*Freeze

{filename}

Specifies the name of the report.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

This example generates a cycle accurate power report named report\_power\_cycle\_based.txt.

```
smartpower_report_power_peak_analyzer -partial_parse "TRUE" -vcd_file "power.vcd" -style "Text" -start_time "0.05" -end_time "1.00" -auto_detect_top_level_name "TRUE" - glitch_filtering "FALSE" -glitch_threshold "100" -auto_detect_sampling_period "TRUE" - sampling_clock "clk" -sampling_rate_per_period "TRUE" -sampling_offset "0.00" - sampling_period "10000.00" -use_only_local_extrema "TRUE" -use_power_threshold "TRUE" -power_threshold "0.00" -opmode "Active" "report_power_cycle_based.txt"
```



#### See Also

Tcl documentation conventions

## smartpower\_report\_power\_sequencer

Tcl command; creates a scenario power report for a previously defined scenario. It includes information about the global device and SmartPower preferences selection, and the average power consumption and the excepted battery life for this sequence.

```
smartpower_report_power_sequencer\
[-powerunit {value}] \
[-frequnit {value}] \
[-opcond {value}] \
[-toggle {value}] \
[-scenario {value}] \
[-style {value}] \
[-battery_life {value}] \
[-battery_capacity {value}] \
[-rail_breakdown {value}] \
[-type_breakdown {value}] \
[-mode_breakdown {value}] \
[-opcond_summary {value}] \
{filename}
```

#### **Arguments**

-powerunit {value}

Specifies the unit in which power is set. The following table shows the acceptable values for this argument:

Value	Description
w	The power unit is set to watts
mW	The power unit is set to milliwatts
uW	The power unit is set to microwatts

```
-frequnit \{value\}
```

Specifies the unit in which frequency is set. The following table shows the acceptable values for this argument:

Value	Description
Hz	The frequency unit is set to hertz
kHz	The frequency unit is set to kilohertz
MHz	The frequency unit is set to megahertz



-toggle {value}

Specifies the toggle. The following table shows the acceptable values for this argument:

Value	Description
true	The toggle is set to true
false	The toggle is set to false

-scenario{value}

Specifies a scenario that the report is generated from.

-style {value}

Specifies the format in which the report will be exported. The following table shows the acceptable values for this argument:

Value	Description
Text	The report will be exported as Text file
CSV	The report will be exported as CSV file

-battery\_life {value}

Specifies whether to include the battery life summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the battery life summary in the report
false	Does not include the battery life summary in the report

-battery\_capacity {value}

Specifies the battery capacity in A\*H.

-rail\_breakdown  $\{value\}$ 

Specifies whether to include the breakdown by rail summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the breakdown by rail summary in the report
false	Does not include the breakdown by rail summary in the report. This is the default value.

-type\_breakdown {value}

Specifies whether to include the breakdown by type summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the breakdown by type summary in the report
false	Does not include the breakdown by type summary in the report. This is the default value.



```
-mode_breakdown {value}
```

Specifies whether to include a breakdown by mode in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the breakdown by mode in the report
false	Does not include the breakdown by mode in the report. This is the default value.

```
-opcond_summary {value}
```

Specifies whether to include the operating conditions summary in the report. The following table shows the acceptable values for this argument:

Value	Description
true	Includes the operating conditions summary in the report
false	Does not include the operating conditions summary in the report

```
{filename.rpt}
```

Specifies the name of the report.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Notes**

- Flash\*Freeze, Sleep, and Shutdown are available only for certain families and devices.
- Worst and Best are available only for certain families and devices.

#### **Examples**

The following example generates a scenario power report named report.txt for my\_scenario:

smartpower\_report\_power\_sequencer -scenario my\_scenario -rail\_breakdown true type\_breakdown true -mode\_breakdown true -style text -battery\_capacity 10 report.txt

#### See Also

Scenario Power Report

# smartpower\_set\_mode\_for\_analysis

Tcl command; sets the mode for cycle-accurate power analysis.

```
smartpower_set_mode_for_analysis -mode {value}
```

## **Arguments**

-mode {value}

Specifies the mode for cycle-accurate power analysis.



Value	Description
Active	The operating mode is set to Active
Standby	The operating mode is set to Standby
Flash*Freeze	The operating mode is set to Flash*Freeze

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

The following example sets the mode for analysis to active:

```
smartpower_set_mode_for_analysis -mode {active}
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_set\_mode\_for\_pdpr

This SmartPower Tcl command sets the operating mode used by the Power Driven Place and Route (PDPR) tool during power optimization.

```
smartpower_set_mode_for_pdpr -opmode {value}
```

#### **Parameters**

```
-opmode {value}
```

Value must be a valid operating mode.

This parameter is mandatory.

Sets the operating mode for your power driven place and route.

#### **Exceptions**

None

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Return Value**

This command does not return a value.

#### **Examples**

This example sets the Active mode as the operating mode for Power Driven Place and Route.

```
set_mode_for_pdpr -opmode "Active"
```

This example creates a custom mode and set it to be used by Power Driven Place and Route (PDPR).

```
smartpower_add_new_custom_mode -name "MyCustomMode" \
-description "for PDPR" -base_mode "Active"
smartpower_set_mode_for_pdpr -opmode "MyCustomMode
```



#### See Also

**Tcl Command Documentation Conventions** 

# smartpower\_set\_operating\_condition

Tcl command; sets the operating conditions used in SmartPower to one of the pre-defined types.

```
smartpower_set_operating_condition -opcond {value}
```

#### **Arguments**

-opcond {value}

Specifies the value of the operating condition. The following table shows the acceptable values for this argument:

Value	Description
best	Sets the operating conditions to best
typical	Sets the operating conditions to typical
worst	Sets the operating conditions to worst

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

This example sets the operating conditions to best:

```
\verb|smartpower_set_operating_condition -opcond \{best\}|
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_set\_pin\_probability

Enables you to set the probability value of a pin driving an enable pin. For I/Os, if you do not use this command, the probability of the IOEnableSet is used. For memories, if you do not use this command, the probability of the MemoriesEnableSet is used.

```
smartpower_set_pin_probability -pin_name {pin_name} -pin_enable_rate {value}
```

#### **Arguments**

```
-pin_name {pin_name}
```

Specifies the name of a pin for which the probability will be set. This pin must be the direct driver of an enable pin.

```
-pin_proba \{value\}
```

Specifies the value of the pin probability as a percentage, which can be any positive decimal between 0 and 100, inclusive.



## **Supported Families**

SmartFusion, IGLOO, ProASIC3, Fusion

#### **Notes**

None

## **Exceptions**

None

#### **Examples**

The following example sets the probability of the pin driving the enable pin of a bidirectional I/O smartpower\_set\_pin\_probability -pin\_name mybibuf/U0/U1:EOUT \
-pin\_proba 50.4

#### See Also

smartpower\_remove\_pin\_probability

# smartpower\_set\_scenario\_for\_analysis

Tcl command; sets the scenario for cycle-accurate power analysis.

```
smartpower_set_scenario_for_analysis -scenario{value}
```

#### **Arguments**

```
-scenario {value}
```

Specifies the mode for cycle-accurate power analysis.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

The following example sets the scenario for analysis to my\_scenario:

```
\verb|smartpower_set_scenario_for_analysis -scenario \{ \verb|my_scenario| \}|
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_set\_temperature\_opcond

Tcl command; sets the temperature in the operating conditions to one of the pre-defined types.

```
smartpower_set_temperature_opcond -use{value}
```

## **Arguments**

```
-use{value}
```

Specifies the temperature in the operating conditions. The following table shows the acceptable values for this argument:



Value	Description
oprange	Sets the temperature in the operating conditions as specified in your <u>Project Settings</u> .
design	Sets the temperature in the operating conditions as specified in the SmartPower design-wide operating range. Applies to SmartPower only.
mode	Sets the temperature in the operating conditions as specified in the SmartPower mode-specific operating range. Applies to SmartPower only.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

This example sets the temperature in the operating conditions as specified in the custom mode-settings:  $smartpower\_set\_temperature\_opcond -use\{mode\}$ 

#### See Also

<u>Tcl documentation conventions</u>

<u>Designer Tcl Command Reference</u>

# smartpower\_set\_voltage\_opcond

Tcl command; sets the voltage in the operating conditions.

 $\verb|smartpower_set_voltage_opcond-voltage| \{value\} - \verb|use| \{value\} \}|$ 

## **Arguments**

-voltage{value}

Specifies the voltage supply in the operating conditions. The following table shows the acceptable values for this argument:

Value	Description
VDD	Sets the voltage operating conditions for VDD
VDDI 2.5	Sets the voltage operating conditions for VDDI 2.5
VPP	Sets the voltage operating conditions for VPP



-use{value}

Specifies the voltage in the operating conditions for each voltage supply. The following table shows the acceptable values for this argument:

Value	Description
oprange	Sets the voltage in the operating conditions as specified in your <u>Project Settings</u> .
design	Sets the voltage in the operating conditions as specified in the SmartPower design-wide operating range. Applies to SmartPower only.
mode	Sets the voltage in the operating conditions as specified in the SmartPower mode-specific operating range. Applies to SmartPower only.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

This example sets the VCCA as specified in the SmartPower mode-specific settings:

 $\verb|smartpower_set_voltage_opcond-voltage| \{ vcca \} - \verb|use| \{ mode \} |$ 

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_temperature\_opcond\_set\_design\_wide

Tcl command; sets the temperature for SmartPower design-wide operating conditions.

 $smartpower\_temperature\_opcond\_set\_design\_wide -best\{value\} - typical\{value\} - worst\{value\} - thermal\_mode\{value\}$ 

## **Arguments**

-best{value}

Specifies the best temperature (in degrees Celsius) used for design-wide operating conditions.

-typical{value}

Specifies the typical temperature (in degrees Celsius) used for design-wide operating conditions.

-worst{value}

Specifies the worst temperature (in degrees Celsius) used for design-wide operating conditions.

 $-{\tt thermal\_mode}\{{\color{red} value}\}$ 

Specifies the mode in which the junction temperature is computed. The following table shows the acceptable values for this argument:

Value	Description
ambient	The junction temperature will be iteratively computed with total static power
opcond	The junction temperature will be given as one of the



Value	Description
	operating condition range values specified in the device selection

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

This example sets the temperature for design-wide operating conditions to Best 20, Typical 30, and Worst 60:

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_temperature\_opcond\_set\_mode\_specific

Tcl command; sets the temperature for SmartPower mode-specific operating conditions.

```
smartpower\_temperature\_opcond\_set\_mode\_specific - opmode\{value\} - thermal\_mode\{value\} - best\{value\} - typical\{value\} - thermal\_mode\{value\} - thermal\_mod
```

#### **Arguments**

-opmode  $\{value\}$ 

Specifies the operating mode. The following table shows the acceptable values for this argument:

Value	Description
Active	The operating mode is set to Active
Standby	The operating mode is set to Standby
Flash*Freeze	The operating mode is set to Flash*Freeze

```
-thermal_mode{value}
```

Specifies the mode in which the junction temperature is computed. The following table shows the acceptable values for this argument:

Value	Description
ambient	The junction temperature will be iteratively computed with total static power
opcond	The junction temperature will be given as one of the operating condition range values specified in the device selection



```
-best{value}
```

Specifies the best temperature (in degrees Celsius) for the selected mode.

```
-typical{value}
```

Specifies the typical temperature (in degrees Celsius) for the selected mode.

```
-worst{value}
```

Specifies the worst temperature (in degrees Celsius) for the selected mode.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

This example sets the temperature for mode-specific operating conditions for mode1:

```
\verb|smartpower_temperature_opcond_set_mode_specific -mode| \{mode1\} - best| \{20\} - typical| \{30\} - worst| \{60\} - typical| \{60\}
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_voltage\_opcond\_set\_design\_wide

Tcl command; sets the voltage settings for SmartPower design-wide operating conditions.

```
\verb|smartpower_voltage_opcond_set_design_wide -voltage| \{value\} - best| \{value\} - typical| \{value\} - typical
```

#### **Arguments**

 $-{\tt voltage}\{ \underbrace{{\tt value}}\}$ 

Specifies the voltage supply in the operating conditions. The following table shows the acceptable values for this argument:

Value	Description
VDD	Sets the voltage operating conditions for VDD
VDDI 2.5	Sets the voltage operating conditions for VDDI 2.5
VPP	Sets the voltage operating conditions for VPP
VCCA	Sets the voltage operating conditions for VCCA
VCCI 3.3	Sets the voltage operating conditions for VCCI 3.3
VCCI 2.5	Sets the voltage operating conditions for VCCI 2.5
VCCI 1.8	Sets the voltage operating conditions for VCCI 1.8
VCCI 1.5	Sets the voltage operating conditions for VCCI 1.5
VCC33A	Sets the voltage operating conditions for VCC33A
VCCDA	Sets the voltage operating conditions for VCCDA



```
-best{value}
```

Specifies the best voltage used for design-wide operating conditions.

```
-typical{value}
```

Specifies the typical voltage used for design-wide operating conditions.

```
-worst{value}
```

Specifies the worst voltage used for design-wide operating conditions.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

This example sets VCCA for design-wide to best 20, typical 30 and worst 40:

```
smartpower_voltage_opcond_set_design_wide -voltage{VCCA} -best{20} -typical{30} -worst{40}
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# smartpower\_voltage\_opcond\_set\_mode\_specific

Tcl command; sets the voltage settings for SmartPower mode-specific use operating conditions.

```
smartpower\_voltage\_opcond\_set\_mode\_specific - opmode\{value\} - voltage\{value\} - best\{value\} - typical\{value\} - worst\{value\}
```

#### **Arguments**

```
-opmode {value}
```

Use this option to specify the mode from which the operating conditions are extracted to generate the report.

Value	Description
Active	The operating mode is set to Active
Standby	The operating mode is set to Standby
Flash*Freeze	The operating mode is set to Flash*Freeze

```
-{\tt voltage}\{ \color{red} \textit{value} \}
```

Specifies the voltage in the operating conditions. The following table shows the acceptable values for this argument:

Value	Description
VDD	Sets the voltage operating conditions for VDD
VDDI 2.5	Sets the voltage operating conditions for VDDI 2.5
VPP	Sets the voltage operating conditions for VPP
VCCA	Sets the voltage operating conditions for VCCA



Value	Description
VCCI 3.3	Sets the voltage operating conditions for VCCI 3.3
VCCI 2.5	Sets the voltage operating conditions for VCCI 2.5
VCCI 1.8	Sets the voltage operating conditions for VCCI 1.8
VCCI 1.5	Sets the voltage operating conditions for VCCI 1.5
VCC33A	Sets the voltage operating conditions for VCC33A
VCCDA	Sets the voltage operating conditions for VCCDA

```
-\mathtt{best}\{ \textit{value} \}
```

Specifies the best voltage used for mode-specific operating conditions.

```
-typical{value}
```

Specifies the typical voltage used for mode-specific operating conditions.

```
-worst{value}
```

Specifies the worst voltage used for mode-specific operating conditions.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

#### See Also

<u>Tcl documentation conventions</u>

<u>Designer Tcl Command Reference</u>



# SmartTime Tcl Commands - SmartFusion2, IGLOO2, and RTG4

# all\_inputs

Tcl command; returns an object representing all input and inout pins in the current design.

all\_inputs

## **Arguments**

None

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Exceptions**

You can only use this command as part of a –from, -to, or –through argument in the following Tcl commands: <u>set min delay, set max delay, set multicycle path</u>, and <u>set false path</u>.

## **Examples**

set\_max\_delay -from [all\_inputs] -to [get\_clocks ck1]

#### See Also

Tcl documentation conventions

Designer Tcl Command Reference

# all\_outputs

Tcl command; returns an object representing all output and inout pins in the current design.

all\_outputs

#### **Arguments**

None

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Exceptions**

You can only use this command as part of a –from, -to, or –through argument in the following Tcl commands: set min delay, set max delay, set multicycle path, and set false path.

#### **Examples**

set\_max\_delay -from [all\_inputs] -to [all\_outputs]



#### See Also

<u>Tcl documentation conventions</u>
<u>Designer Tcl Command Reference</u>

# all\_registers

Tcl command; returns an object representing register pins or cells in the current scenario based on the given parameters.

```
all_registers [-clock clock_name]
[-async_pins][-output_pins][-data_pins][-clock_pins]
```

## **Arguments**

-clock clock\_name

Specifies the name of the clock domain to which the registers belong. If no clock is specified, all registers in the design will be targeted.

-async\_pins

Lists all register pins that are async pins for the specified clock (or all registers asynchronous pins in the design).

-output\_pins

Lists all register pins that are output pins for the specified clock (or all registers output pins in the design).

-data\_pins

Lists all register pins that are data pins for the specified clock (or all registers data pins in the design).

-clock pins

Lists all register pins that are data pins for the specified clock (or all registers clock pins in the design).

#### Supported Families

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Exceptions**

You can only use this command as part of a –from, -to, or –through argument in the following Tcl commands: set min delay, set max delay, set multicycle path, and set false path.

## **Examples**

```
\label{lem:clk} set\_max\_delay \ 2.000 \ -from \ \{ \ ff\_m:CLK \ ff\_s2:CLK \ \} \ -to \ [all\_registers \ -clock\_pins \ -clock \ \{ ff\_m:Q \ \} ]
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# check\_constraints

Tcl command; checks all timing constraints in the current scenario for validity. This command performs the same checks as when the constraint is entered through SDC or Tcl.

check\_constraints



None

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

check\_constraints

# clone scenario (SmartFusion2, IGLOO2, and RTG4)

Tcl command; creates a new timing scenario by duplicating an existing one. You must provide a unique name (that is, it cannot already be used by another timing scenario).

clone\_scenario original new\_scenario\_name

## **Arguments**

original

Specifies the name of the source timing scenario to clone (copy). The source must be a valid, existing timing scenario.

new\_scenario\_name

Specifies the name of the new scenario to be created.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

This command creates a timing scenario with the <a href="mailto:new\_scenario\_name">new\_scenario\_name</a>, which includes a copy of all constraints in the original scenario. The new scenario is then added to the list of scenarios.

#### **Example**

clone\_scenario primary my\_new\_scenario

#### See Also

create\_scenario
delete\_scenario

Tcl documentation conventions

**Designer Tcl Command Reference** 

# create\_clock

Tcl command; creates a clock constraint on the specified ports/pins, or a virtual clock if no source other than a name is specified.

```
create_clock -period_period_value [-name clock_name]
[-waveform> edge_list][source_objects]
```



```
-period period_value
```

Specifies the clock period in nanoseconds. The value you specify is the minimum time over which the clock waveform repeats. The period\_value must be greater than zero.

```
-name clock_name
```

Specifies the name of the clock constraint. You must specify either a clock name or a source.

```
-waveform edge_list
```

Specifies the rise and fall times of the clock waveform in ns over a complete clock period. There must be exactly two transitions in the list, a rising transition followed by a falling transition. You can define a clock starting with a falling edge by providing an edge list where fall time is less than rise time. If you do not specify -waveform option, the tool creates a default waveform, with a rising edge at instant 0.0 ns and a falling edge at instant (period\_value/2)ns.

```
source_objects
```

Specifies the source of the clock constraint. The source can be ports, pins, or nets in the design. If you specify a clock constraint on a pin that already has a clock, the new clock replaces the existing one. You must specify either a source or a clock name.

#### Supported Families

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

#### **Description**

Creates a clock in the current design at the declared source and defines its period and waveform. The static timing analysis tool uses this information to propagate the waveform across the clock network to the clock pins of all sequential elements driven by this clock source.

The clock information is also used to compute the slacks in the specified clock domain that drive optimization tools such as place-and-route.

## **Examples**

The following example creates two clocks on ports CK1 and CK2 with a period of 6, a rising edge at 0, and a falling edge at 3:

```
create_clock -name {my_user_clock} -period 6 CK1
create_clock -name {my_other_user_clock} -period 6 -waveform {0 3} {CK2}
```

The following example creates a clock on port CK3 with a period of 7, a rising edge at 2, and a falling edge at 4:

```
create_clock -period 7 -waveform {2 4} [get_ports {CK3}]
```

#### See Also

create\_generated\_clock

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# create generated clock

Tcl command; creates an internally generated clock constraint on the ports/pins and defines its characteristics.

```
create_generated_clock [-name name] -source reference_pin [-divide_by divide_factor] [-
multiply_by multiply_factor] [-invert] source
```



-name name

Specifies the name of the clock constraint.

```
-source reference_pin
```

Specifies the reference pin in the design from which the clock waveform is to be derived.

```
-divide_by divide_factor
```

Specifies the frequency division factor. For instance if the *divide\_factor* is equal to 2, the generated clock period is twice the reference clock period.

```
-multiply_by multiply_factor
```

Specifies the frequency multiplication factor. For instance if the *multiply\_factor* is equal to 2, the generated clock period is half the reference clock period.

```
-invert
```

Specifies that the generated clock waveform is inverted with respect to the reference clock.

source

Specifies the source of the clock constraint on internal pins of the design. If you specify a clock constraint on a pin that already has a clock, the new clock replaces the existing clock. Only one source is accepted. Wildcards are accepted as long as the resolution shows one pin.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

Creates a generated clock in the current design at a declared source by defining its frequency with respect to the frequency at the reference pin. The static timing analysis tool uses this information to compute and propagate its waveform across the clock network to the clock pins of all sequential elements driven by this source.

The generated clock information is also used to compute the slacks in the specified clock domain that drive optimization tools such as place-and-route.

## **Examples**

The following example creates a generated clock on pin U1/reg1:Q with a period twice as long as the period at the reference port CLK.

```
create_generated_clock -name {my_user_clock} -divide_by 2 -source [get_ports
{CLK}] U1/reg1:Q
```

The following example creates a generated clock at the primary output of myPLL with a period ¾ of the period at the reference pin clk.

```
create_generated_clock -divide_by 3 -multiply_by 4 -source clk [get_pins {myPLL:CLK1}]
```

#### See Also

create\_clock

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# create\_scenario

Tcl command; creates a new timing scenario with the specified name. You must provide a unique name (that is, it cannot already be used by another timing scenario).

```
create_scenario name
```



name

Specifies the name of the new timing scenario.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Description**

A timing scenario is a set of timing constraints used with a design. Scenarios enable you to easily refine the set of timing constraints used for Timing-Driven Place-and-Route, so as to achieve timing closure more rapidly.

This command creates an empty timing scenario with the specified name and adds it to the list of scenarios.

## **Example**

create\_scenario scenario\_A

#### See Also

clone\_scenario

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

#### create\_set

Tcl command; creates a set of paths to be analyzed. Use the arguments to specify which paths to include. To create a set that is a subset of a clock domain, specify it with the <code>-clock</code> and <code>-type</code> arguments. To create a set that is a subset of an inter-clock domain set, specify it with the <code>-source\_clock</code> and <code>-sink\_clock</code> arguments. To create a set that is a subset (filter) of an existing named set, specify the set to be filtered with the <code>-parent\_set</code> argument.

```
create_set\ -name <name>\ -parent_set <name>\ -type <set_type>\ -clock <clock name>\ -
source_clock <clock name>\ -sink_clock <clock name>\ -in_to_out\ -source <port/pin pattern>\
-sink <port/pin pattern>
```

#### **Arguments**

-name <name>

Specifies a unique name for the newly created path set.

-parent\_set < name >

Specifies the name of the set to filter from.

-clock <clock\_name>

Specifies that the set is to be a subset of the given clock domain. This argument is valid only if you also specify the <code>-type</code> argument.

-type <value>

Specifies the predefined set type on which to base the new path set. You can only use this argument with the <code>-clock</code> argument, not by itself.

Value	Description
reg_to_reg	Paths between registers in the design
async_to_reg	Paths from asynchronous pins to registers



Value	Description
reg_to_async	Paths from registers to asynchronous pins
external_recovery	The set of paths from inputs to asynchronous pins
external_removal	The set of paths from inputs to asynchronous pins
external_setup	Paths from input ports to registers
external_hold	Paths from input ports to registers
clock_to_out	Paths from registers to output ports

```
-in_to_out
```

Specifies that the set is based on the "Input to Output" set, which includes paths that start at input ports and end at output ports.

```
-source_clock <clock_name>
```

Specifies that the set will be a subset of an inter-clock domain set with the given source clock. You can only use this option with the <code>-sink\_clock</code> argument.

```
-sink_clock <clock_name>
```

Specifies that the set will be a subset of an inter-clock domain set with the given sink clock. You can only use this option with the <code>-source\_clock</code> argument.

```
-source <port/pin_pattern>
```

Specifies a filter on the source pins of the parent set. If you do not specify a parent set, this option filters all pins in the current design.

```
-sink <port/pin_pattern>
```

Specifies a filter on the sink pins of the parent set. If you do not specify a parent set, this option filters all pins in the current design.

## **Examples**

```
create_set -name { my_user_set } -source { C* } -sink { D* }
create_set -name { my_other_user_set } -parent_set { my_user_set } -source { CL* }
create_set -name { adder } -source { ALU_CLOCK } -type { REG_TO_REG } -sink { ADDER*}
create_set -name { another_set } -source_clock { EXTERN_CLOCK } -sink_clock {
MY_GEN_CLOCK }
```

# expand\_path

Tcl command; displays expanded path information (path details) for paths. The paths to be expanded are identified by the parameters required to display these paths with list\_paths. For example, to expand the first path listed with list\_paths -clock {MYCLOCK} -type {register\_to\_register}, use the command expand\_path - clock {MYCLOCK} -type {register\_to\_register}. Path details contain the pin name, type, net name, cell name, operation, delay, total delay, and edge as well as the arrival time, required time, and slack. These details are the same as details available in the SmartTime Expanded Path window.

```
expand_path
-index value
-set name
-clock clock name
-type set_type
-analysis {max | min}
```



```
-format {csv | text}
-from_clock clock name
-to_clock clock name
```

-index value

Specify the index of the path to be expanded in the list of paths. Default is 1.

```
-analysis {max | min}
```

Specify whether the timing analysis is done is max-delay (setup check) or min-delay (hold check). Valid values: max or min.

```
-format {csv | text}
```

Specify the list format. It can be either text (default) or csv (comma separated values). The former is suited for display the latter for parsing.

```
-set name
```

Displays a list of paths from the named set. You can either use the -set option to specify a user set by its name or use both -clock and -type to specify a set.

```
-clock clock name
```

Displays the set of paths belonging to the specified clock domain. You can either use this option along with -type to specify a set or use the -set option to specify the name of the set to display.

```
-type set_type
```

Specifies the type of paths in the clock domain to display in a list. You can only use this option with the clock option. You can either use this option along with -clock to specify a set or use the -set option to specify a set name.

Value	Description
reg_to_reg	Paths between registers in the design
external_setup	Path from input ports to registers
external_hold	Path from input ports to registers
clock_to_out	Path from registers to output ports
reg_to_async	Path from registers to asynchronous pins
external_recovery	Set of paths from inputs to asynchronous pins
external_removal	Set of paths from inputs to asynchronous pins
async_to_reg	Path from asynchronous pins to registers

<sup>-</sup>from\_clock clock\_name

Displays a list of timing paths for an inter-clock domain set belonging to the source clock specified. You can only use this option with the -to\_clock option, not by itself.

```
-to_clock clock_name
```

Displays a list of timing paths for an inter-clock domain set belonging to the sink clock specified. You can only use this option with the -from\_clock option, not by itself.

```
-analysis name
```

Specifies the analysis for the paths to be listed. The following table shows the acceptable values for this argument.



Value	Description
maxdelay	Maximum delay analysis
mindelay	Minimum delay analysis

-index list\_of\_indices

Specifies which paths to display. The index starts at 1 and defaults to 1. Only values lower than the max\_paths option will be expanded.

-format value

Specifies the file format of the output. The following table shows the acceptable values for this argument:

Value	Description
text	ASCII text format
CSV	Comma separated value file format

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

**Note**: The following example returns a list of five paths:

```
puts [expand_path -clock { myclock } -type {reg_to_reg }]
puts [expand_path -clock {myclock} -type {reg_to_reg} -index { 1 2 3 } -format text]
```

#### See Also

list paths

# get\_cells

Tcl command; returns an object representing the cells (instances) that match those specified in the pattern argument.

```
get_cells pattern
```

#### **Arguments**

pattern

Specifies the pattern to match the instances to return. For example, "get\_cells U18\*" returns all instances starting with the characters "U18", where "\*" is a wildcard that represents any character string.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

This command returns a collection of instances matching the pattern you specify. You can only use this command as part of a –from, -to, or –through argument in the following Tcl commands: <a href="mailto:set\_max\_delay">set\_multicycle\_path</a>, and <a href="mailto:set\_false\_path">set\_false\_path</a>.



#### **Examples**

```
set_max_delay 2 -from [get_cells {reg*}] -to [get_ports {out}]
set_false_path -through [get_cells {Rblock/muxA}]
```

#### See Also

get\_clocks
get\_nets
get\_pins
get\_ports

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# get\_clocks

Tcl command; returns an object representing the clock(s) that match those specified in the pattern argument in the current timing scenario.

```
get_clocks pattern
```

#### **Arguments**

pattern

Specifies the pattern to use to match the clocks set in SmartTime.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

- If this command is used as a –from argument in either the set maximum (<u>set max delay</u>), or set minimum delay (<u>set min delay</u>), false path (<u>set false path</u>), and multicycle constraints (<u>set multicycle path</u>), the clock pins of all the registers related to this clock are used as path start points.
- If this command is used as a -to argument in either the set maximum (<u>set\_max\_delay</u>), or set minimum delay (<u>set\_min\_delay</u>), false path (<u>set\_false\_path</u>), and multicycle constraints (<u>set\_multicycle\_path</u>), the synchronous pins of all the registers related to this clock are used as path endpoints.

## **Example**

```
set_max_delay -from [get_ports datal] -to \
[get_clocks ck1]
```

#### See Also

create\_clock
create\_generated\_clock

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# get\_current\_scenario

Tcl command; returns the name of the current timing scenario.

```
get_current_scenario
```



None

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

```
get_current_scenario
```

#### See Also

set\_current\_scenario
Tcl documentation conventions

**Designer Tcl Command Reference** 

## get\_nets

Tcl command; returns an object representing the nets that match those specified in the pattern argument.

```
get_nets pattern
```

## **Arguments**

pattern

Specifies the pattern to match the names of the nets to return. For example, "get\_nets N\_255\*" returns all nets starting with the characters "N\_255", where "\*" is a wildcard that represents any character string.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

This command returns a collection of nets matching the pattern you specify. You can only use this command as source objects in create clock (<u>create\_clock</u>) or create generated clock (<u>create\_generated\_clock</u>) constraints and as -through arguments in the set false path, set minimum delay, set maximum delay, and set multicycle path constraints.

## **Examples**

```
set_max_delay 2 -from [get_ports RDATA1] -through [get_nets {net_chkp1 net_chkqi}]
set_false_path -through [get_nets {Tblk/rm/n*}]
create_clock -name mainCLK -period 2.5 [get_nets {cknet}]
```

#### See Also

create\_clock
create\_generated\_clock
set\_false\_path
set\_min\_delay
set\_max\_delay
set\_multicycle\_path
Teldesumperation\_convention

Tcl documentation conventions

**Designer Tcl Command Reference** 



# get\_pins

Tcl command; returns an object representing the pin(s) that match those specified in the pattern argument.

```
get_pins pattern
```

#### **Arguments**

pattern

Specifies the pattern to match the pins to return. For example, "get\_pins clock\_gen\*" returns all pins starting with the characters "clock\_gen", where "\*" is a wildcard that represents any character string.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

```
create_clock -period 10 [get_pins clock_gen/reg2:Q]
```

#### See Also

```
create_clock
create_generated_clock
set_clock_latency
set_false_path
set_min_delay
set_max_delay
set_multicycle_path
Tcl documentation conventions
Designer Tcl Command Reference
```

# get\_ports

Tcl command; returns an object representing the port(s) that match those specified in the pattern argument.

```
get_portspattern
```

#### **Argument**

pattern

Specifies the pattern to match the ports.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

```
create_clock -period 10 [get_ports CK1]
```

#### See Also

```
create_clock
set_clock_latency
set_input_delay
set_output_delay
```



set\_min\_delay
set\_max\_delay
set\_false\_path
set\_multicycle\_path
Tcl documentation conventions
Designer Tcl Command Reference

# list\_clock\_groups

This Tcl command lists all existing clock groups in the design.

list\_clock\_groups

#### **Arguments**

None

#### **Supported Families**

SmartFusion2, IGLOO2, RTG4

#### **Example**

list\_clock\_groups

#### See Also

set\_clock\_groups
remove clock groups

# list\_clock\_latencies

Tcl command; returns details about all of the clock latencies in the current timing constraint scenario.

list\_clock\_latencies

## **Arguments**

None

## **Supported Families**

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

## **Examples**

puts [list\_clock\_latencies]

#### See Also

set\_clock\_latency
remove\_clock\_latency
Tcl documentation conventions
Designer Tcl Command Reference



# list\_clock\_uncertainties

Tcl command; returns details about all of the clock uncertainties in the current timing constraint scenario.

list\_clock\_uncertainties

#### **Arguments**

None

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

list\_clock\_uncertainties

#### See Also

set\_clock\_uncertainty
remove\_clock\_uncertainty
Designer Tcl Command Reference

# list\_clocks

Tcl command; returns details about all of the clock constraints in the current timing constraint scenario.

list\_clocks

#### **Arguments**

None

## **Supported Families**

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

#### **Examples**

puts [list\_clocks]

#### See Also

create\_clock
remove\_clock

Tcl documentation conventions

**Designer Tcl Command Reference** 

# list\_disable\_timings

Tcl command; returns the list of disable timing constraints for the current scenario.

list\_disable\_timings

Arguments

None

**Supported Families** 



See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

list\_disable\_timings

#### See Also

**Designer Tcl Command Reference** 

# list\_false\_paths

Tcl command; returns details about all of the false paths in the current timing constraint scenario.

list\_false\_paths

#### **Arguments**

None

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

puts [list\_false\_paths]

#### See Also

set\_false\_path
remove\_false\_path

Tcl documentation conventions

**Designer Tcl Command Reference** 

# list\_generated\_clocks

Tcl command; returns details about all of the generated clock constraints in the current timing constraint scenario.

list\_generated\_clocks

#### **Arguments**

None

## **Supported Families**

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

#### **Examples**

puts [list\_generated\_clocks]

#### See Also

create\_generated\_clock
remove\_generated\_clock

Tcl documentation conventions



#### **Designer Tcl Command Reference**

# list\_input\_delays

Tcl command; returns details about all of the input delay constraints in the current timing constraint scenario.

list\_input\_delays

#### **Arguments**

None

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

```
puts [list_input_delays]
```

#### See Also

set\_input\_delay
remove\_input\_delay

Tcl documentation conventions

**Designer Tcl Command Reference** 

# list\_max\_delays

Tcl command; returns details about all of the maximum delay constraints in the current timing constraint scenario.

list\_max\_delays

#### **Arguments**

None

#### Supported Families

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

```
puts [list_max_delays]
```

#### See Also

set\_max\_delay
remove\_max\_delay

Tcl documentation conventions

**Designer Tcl Command Reference** 

# list\_min\_delays

Tcl command; returns details about all of the minimum delay constraints in the current timing constraint scenario.



list\_min\_delays

#### **Arguments**

None

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

```
puts [list_min_delays]
```

#### See Also

set\_min\_delay
remove\_min\_delay

<u>Tcl documentation conventions</u>

**Designer Tcl Command Reference** 

# list\_multicycle\_paths

Tcl command; returns details about all of the multicycle paths in the current timing constraint scenario.

list\_multicycle\_paths

## **Arguments**

None

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

```
puts [list_multicycle_paths]
```

#### See Also

set\_multicycle\_path
remove\_multicycle\_path

Tcl documentation conventions

**Designer Tcl Command Reference** 

# list\_objects

Tcl command; returns a list of object matching the parameter. Objects can be nets, pins, ports, clocks or instances.

list\_objects <object>

#### **Arguments**

Any timing constraint parameter.



#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

The following example lists all the inputs in your design:

```
list_objects [all_inputs]
```

You can also use wildcards to filter your list, as in the following command:

```
list_objects [get_ports a*]
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# list\_output\_delays

Tcl command; returns details about all of the output delay constraints in the current timing constraint scenario.

```
list_output_delays
```

#### **Arguments**

None

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

```
puts [list_output_delays]
```

#### See Also

set\_output\_delay
remove\_output\_delay

Tcl documentation conventions

**Designer Tcl Command Reference** 

# list\_paths

Tcl command; returns a list of the n worst paths matching the arguments. The number of paths returned can be changed using the set\_options -limit\_max\_paths <value> command.

```
list_paths
-analysis <max | min>
-format <csv | text>
-set <name>
-clock <clock name>
-type <set_type>
-from_clock <clock name>
-to_clock <clock name>
-to_clock <clock name>
-to_clock <clock name>
-in_to_out
-from <port/pin pattern>
-to <port/pin pattern>
```



```
-analysis <max | min>
```

Specifies whether the timing analysis is done for max-delay (setup check) or min-delay (hold check). Valid values are: max or min.

```
-format < text | csv >
```

Specifies the list format. It can be either text (default) or csv (comma separated values). Text format is better for display and csv format is better for parsing.

```
-set <name>
```

Returns a list of paths from the named set. You can either use the -set option to specify a user set by its name or use both -clock and -type to specify a set.

```
-clock < clock name>
```

Returns a list of paths from the specified clock domain. This option requires the -type option.

```
-type <set_type>
```

Specifies the type of paths to be included. It can only be used along with -clock. Valid values are:

```
reg_to_reg -- Paths between registers
```

external\_setup -- Path from input ports to data pins of registers

external\_hold -- Path from input ports to data pins of registers

clock\_to\_out -- Path from registers to output ports

reg\_to\_async -- Path from registers to asynchronous pins of registers

external\_recovery -- Path from input ports to asynchronous pins of registers

external\_removal -- Path from input ports to asynchronous pins of registers

async\_to\_reg -- Path from asynchronous pins to registers

```
-from_clock < clock name>
```

Used along with -to\_clock to get the list of paths of the inter-clock domain between the two clocks.

```
-to_clock < clock name >
```

Used along with -from\_clock to get the list of paths of the inter-clock domain between the two clocks.

```
-in to out
```

Used to get the list of path between input and output ports.

```
-from <port/pin pattern>
```

Filter the list of paths to those starting from ports or pins matching the pattern.

```
-to <port/pin pattern>
```

Filter the list of paths to those ending at ports or pins matching the pattern.

## **Example**

The following command displays the list of register to register paths of clock domain clk1:

```
puts [ list_paths -clock clk1 -type reg_to_reg ]
```

#### See Also

create\_set expand\_path set\_options

# list\_scenarios

Tcl command; returns a list of names of all of the available timing scenarios.

```
list_scenarios
```



None

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

list\_scenarios

#### See Also

get\_current\_scenario

Tcl documentation conventions

**Designer Tcl Command Reference** 

## read sdc

The read\_sdc Tcl command evaluate an SDC file, adding all constraints to the specified scenario (or the current/default one if none is specified). Existing constraints are removed if -add is not specified.

```
read_sdc
-add
-scenario scenario_name
-netlist (user | optimized)
-pin_separator (: | /)
file name
```

## **Arguments**

-add

Specifies that the constraints from the SDC file will be added on top of the existing ones, overriding them in case of a conflict. If not used, the existing constraints are removed before the SDC file is read.

```
-scenario scenario_name
```

Specifies the scenario to add the constraints to. The scenario is created if none exists with this name.

```
-netlist (user | optimized)
```

Specifies whether the SDC file contains object defined at the post-synthesis netlist (user) level or physical (optimized) netlist (used for timing analysis).

```
-pin_separator sep
```

Specify the pin separator used in the SDC file. It can be either ':' or '/'.

file name

Specify the SDC file name.

# Example

The following command removes all constraints from the current/default scenario and adds all constraints from design.sdc file to it:

```
read_sdc design.sdc
```

#### See Also

write\_sdc



# remove\_all\_constraints

Tcl command; removes all timing constraints from analysis.

remove\_all\_constraints

#### **Arguments**

None

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

remove\_all\_constraints

#### See Also

remove\_scenario

## remove clock

Tcl command; removes the specified clock constraint from the current timing scenario.

```
remove_clock -name clock_name | -id constraint_ID
```

## **Arguments**

-name clock\_name

Specifies the name of the clock constraint to remove from the current scenario. You must specify either a clock name or an ID.

-id constraint\_ID

Specifies the ID of the clock constraint to remove from the current scenario. You must specify either an ID or a clock name that exists in the current scenario.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Description**

Removes the specified clock constraint from the current scenario. If the specified name does not match a clock constraint in the current scenario, or if the specified ID does not refer to a clock constraint, this command fails.

Do not specify both the name and the ID.

## **Exceptions**

You cannot use wildcards when specifying a clock name.

#### **Examples**

The following example removes the clock constraint named "my\_user\_clock":

remove\_clock -name my\_user\_clock



#### The following example removes the clock constraint using its ID:

```
set clockId [create_clock -name my_user_clock -period 2]
remove_clock -id $clockId
```

#### See Also

create\_clock

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# remove\_clock\_groups

This Tcl command removes a clock group by name or by ID.

```
remove_clock_groups [-id id# | -name groupname] \
[-physically_exclusive | -logically_exclusive | -asynchronous]
```

Note: The exclusive flag is not needed when removing a clock group by ID.

## **Arguments**

```
-id id#
```

Specifies the clock group by the ID.

-name groupname

Specifies the clock group by name (to be always followed by the exclusive flag).

[-physically\_exclusive | -logically\_exclusive | - asynchronous]

# **Supported Families**

SmartFusion2, IGLOO2, RTG4

## **Example**

#### Removal by group name

```
remove_clock_groups -name mygroup3 -physically_exclusive
```

#### Removal by goup ID

remove\_clock\_groups -id 12

#### See Also

set\_clock\_groups

list clock groups

# remove\_clock\_latency

Tcl command; removes a clock source latency from the specified clock and from all edges of the clock.

```
remove_clock_latency {-source clock_name_or_source | -id constraint_ID}
```

## **Arguments**

```
-source clock_name_or_source
```

Specifies either the clock name or source name of the clock constraint from which to remove the clock source latency. You must specify either a clock or source name or its constraint ID.



```
-id constraint_ID
```

Specifies the ID of the clock constraint to remove from the current scenario. You must specify either a clock or source name or its constraint ID.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

Removes a clock source latency from the specified clock in the current scenario. If the specified source does not match a clock with a latency constraint in the current scenario, or if the specified ID does not refer to a clock with a latency constraint, this command fails.

Do not specify both the source and the ID.

#### **Exceptions**

You cannot use wildcards when specifying a clock name.

## **Examples**

The following example removes the clock source latency from the specified clock.

```
remove_clock_latency -source my_clock
```

#### See Also

set\_clock\_latency

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# remove\_clock\_uncertainty

Tcl command; removes a clock-to-clock uncertainty from the current timing scenario by specifying either its exact arguments or its ID.

```
remove_clock_uncertainty -from | -rise_from | -fall_from from_clock_list -to | -rise_to | -
fall_to to_clock_list -setup {value} -hold {value}
remove_clock_uncertainty -id constraint_ID
```

#### **Arguments**

-from

Specifies that the clock-to-clock uncertainty applies to both rising and falling edges of the source clock list. Only one of the <code>-from</code>, <code>-rise\_from</code>, or <code>-fall\_from</code> arguments can be specified for the constraint to be valid.

```
-rise_from
```

Specifies that the clock-to-clock uncertainty applies only to rising edges of the source clock list. Only one of the <code>-from</code>, <code>-rise\_from</code>, or <code>-fall\_from</code> arguments can be specified for the constraint to be valid.

Specifies that the clock-to-clock uncertainty applies only to falling edges of the source clock list. Only one of the <code>-from</code>, <code>-rise\_from</code>, or <code>-fall\_from</code> arguments can be specified for the constraint to be valid.

```
from_clock_list
```

Specifies the list of clock names as the uncertainty source.

-to

Specifies that the clock-to-clock uncertainty applies to both rising and falling edges of the destination clock list. Only one of the <code>-to</code>, <code>-rise\_to</code>, or <code>-fall\_to</code> arguments can be specified for the constraint to be valid.



```
-rise_to
```

Specifies that the clock-to-clock uncertainty applies only to rising edges of the destination clock list. Only one of the -to,  $-rise_to$ , or  $-fall_to$  arguments can be specified for the constraint to be valid.

```
-fall_to
```

Specifies that the clock-to-clock uncertainty applies only to falling edges of the destination clock list. Only one of the -to, -rise\_to, or -fall\_to arguments can be specified for the constraint to be valid.

```
to_clock_list
```

Specifies the list of clock names as the uncertainty destination.

```
-setup
```

Specifies that the uncertainty applies only to setup checks. If none or both -setup and -hold are present, the uncertainty applies to both setup and hold checks.

```
-hold
```

Specifies that the uncertainty applies only to hold checks. If none or both -setup and -hold are present, the uncertainty applies to both setup and hold checks.

```
-id constraint_ID
```

Specifies the ID of the clock constraint to remove from the current scenario. You must specify either the exact parameters to set the constraint or its constraint ID.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

Removes a clock-to-clock uncertainty from the specified clock in the current scenario. If the specified arguments do not match clocks with an uncertainty constraint in the current scenario, or if the specified ID does not refer to a clock-to-clock uncertainty constraint, this command fails.

Do not specify both the exact arguments and the ID.

#### **Examples**

```
remove_clock_uncertainty -from Clk1 -to Clk2
remove_clock_uncertainty -from Clk1 -fall_to { Clk2 Clk3 } -setup
remove_clock_uncertainty 4.3 -fall_from { Clk1 Clk2 } -rise_to *
remove_clock_uncertainty 0.1 -rise_from [ get_clocks { Clk1 Clk2 } ] -fall_to { Clk3 Clk4 } -setup
remove_clock_uncertainty 5 -rise_from Clk1 -to [ get_clocks {*} ]
remove_clock_uncertainty -id $clockId
```

#### See Also

```
remove_clock
remove_generated_clock
set_clock_uncertainty
```

**Designer Tcl Command Reference** 

# remove\_disable\_timing

Tcl command; removes a disable timing constraint by specifying its arguments, or its ID. If the arguments do not match a disable timing constraint, or if the ID does not refer to a disable timing constraint, the command fails.

```
remove_disable_timing -from value -to value name -id name
```



#### **Arguments**

```
-from from_port
```

Specifies the starting port. The –from and –to arguments must either both be present or both omitted for the constraint to be valid.

```
-to to_port
```

Specifies the ending port. The –from and –to arguments must either both be present or both omitted for the constraint to be valid.

name

Specifies the cell name where the disable timing constraint will be removed. It is an error to supply both a cell name and a constraint ID, as they are mutually exclusive. No wildcards are allowed when specifying a clock name, either alone or in an accessor command1.

```
-id name
```

Specifies the constraint name where the disable timing constraint will be removed. It is an error to supply both a cell name and a constraint ID, as they are mutually exclusive. No wildcards are allowed when specifying a clock name, either alone or in an accessor command1.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

```
remove_disable_timing -from port1 -to port2 -id new_constraint
Designer Tcl Command Reference
```

# remove\_false\_path

Tcl command; removes a false path from the current timing scenario by specifying either its exact arguments or its ID.

```
remove_false_path [-from from_list] [-to to_list] [-through through_list] [-id constraint_ID]
remove_false_path -id constraint_ID
```

#### **Arguments**

```
-from from_list
```

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

```
-through through\_list
```

Specifies a list of pins, ports, cells, or nets through which the disabled paths must pass.

```
-to to list
```

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

```
-{\tt id}\ constraint\_{\tt ID}
```

Specifies the ID of the false path constraint to remove from the current scenario. You must specify either the exact false path to remove or the constraint ID that refers to the false path constraint to remove.

#### Supported Families

See the Tcl Commands and Supported Families table for the list of families that support this command.



#### **Description**

Removes a false path from the specified clock in the current scenario. If the arguments do not match a false path constraint in the current scenario, or if the specified ID does not refer to a false path constraint, this command fails.

Do not specify both the false path arguments and the constraint ID.

## **Exceptions**

You cannot use wildcards when specifying a clock name, either alone or in an Accessor command such as get\_pins or get\_ports.

## **Examples**

The following example specifies all false paths to remove:

```
remove_false_path -through U0/U1:Y
```

The following example removes the false path constraint using its id:

```
set fpId [set_false_path -from [get_clocks c*] -through {topx/reg/*} -to [get_ports
out15] ]
remove_false_path -id $fpId
```

#### See Also

```
set_false_path
```

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# remove\_generated\_clock

Tcl command; removes the specified generated clock constraint from the current scenario.

```
remove_generated_clock {-name clock_name | -id constraint_ID }
```

#### **Arguments**

```
-name clock_name
```

Specifies the name of the generated clock constraint to remove from the current scenario. You must specify either a clock name or an ID.

```
-id constraint_ID
```

Specifies the ID of the generated clock constraint to remove from the current scenario. You must specify either an ID or a clock name that exists in the current scenario.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

Removes the specified generated clock constraint from the current scenario. If the specified name does not match a generated clock constraint in the current scenario, or if the specified ID does not refer to a generated clock constraint, this command fails.

Do not specify both the name and the ID.

## **Exceptions**

You cannot use wildcards when specifying a generated clock name.



#### **Examples**

The following example removes the generated clock constraint named "my\_user\_clock":

```
remove_generated_clock -name my_user_clock
```

#### See Also

create\_generated\_clock

Tcl Command Documentation Conventions

**Designer Tcl Command Reference** 

# remove\_input\_delay

Tcl command; removes an input delay a clock on a port by specifying both the clocks and port names or the ID of the input\_delay constraint to remove.

```
remove_input_delay -clock clock_name port_pin_list
remove_input_delay -id constraint_ID
```

## **Arguments**

-clock clock\_name

Specifies the clock name to which the specified input delay value is assigned.

port\_pin\_list

Specifies the port names to which the specified input delay value is assigned.

-id constraint\_ID

Specifies the ID of the clock with the input\_delay value to remove from the current scenario. You must specify either both a clock name and list of port names or the input\_delay constraint ID.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Description**

Removes an input delay from the specified clocks and port in the current scenario. If the clocks and port names do not match an input delay constraint in the current scenario, or if the specified ID does not refer to an input delay constraint, this command fails.

Do not specify both the clock and port names and the constraint ID.

## **Exceptions**

You cannot use wildcards when specifying a clock name, either alone or in an accessor command.

## **Examples**

The following example removes the input delay from CLK1 on port data1:

```
remove_input_delay -clock [get_clocks CLK1] [get_ports data1]
```

#### See Also

set\_input\_delay

**Tcl Command Documentation Conventions** 



# remove\_max\_delay

Tcl command; removes a maximum delay constraint from the current timing scenario by specifying either its exact arguments or its ID.

```
remove_max_delay [-from from_list] [-to to_list] [-through through_list]
remove_max_delay -id constraint_ID
```

## **Arguments**

```
-from from_list
```

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

```
-through through_list
```

Specifies a list of pins, ports, cells, or nets through which the disabled paths must pass.

```
-to to_list
```

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

```
-id constraint_ID
```

Specifies the ID of the maximum delay constraint to remove from the current scenario. You must specify either the exact maximum delay arguments to remove or the constraint ID that refers to the maximum delay constraint to remove.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## Description

Removes a maximum delay value from the specified clock in the current scenario. If the arguments do not match a maximum delay constraint in the current scenario, or if the specified ID does not refer to a maximum delay constraint, this command fails.

Do not specify both the maximum delay arguments and the constraint ID.

## **Exceptions**

You cannot use wildcards when specifying a clock name, either alone or in an Accessor command.

## **Examples**

The following example specifies a range of maximum delay constraints to remove:

```
remove_max_delay -through U0/U1:Y
```

#### See Also

set\_max\_delay

**Tcl Command Documentation Conventions** 

Designer Tcl Command Reference

# remove\_min\_delay

Tcl command; removes a minimum delay constraint in the current timing scenario by specifying either its exact arguments or its ID.

```
remove_min_delay [-from from_list] [-to to_list] [-through through_list]
remove_min_delay -id constraint_ID
```



#### **Arguments**

```
-from from_list
```

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

```
-through through_list
```

Specifies a list of pins, ports, cells, or nets through which the disabled paths must pass.

```
-toto_list
```

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

```
-id constraint_ID
```

Specifies the ID of the minimum delay constraint to remove from the current scenario. You must specify either the exact minimum delay arguments to remove or the constraint ID that refers to the minimum delay constraint to remove.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

Removes a minimum delay value from the specified clock in the current scenario. If the arguments do not match a minimum delay constraint in the current scenario, or if the specified ID does not refer to a minimum delay constraint, this command fails.

Do not specify both the minimum delay arguments and the constraint ID.

#### **Exceptions**

You cannot use wildcards when specifying a clock name, either alone or in an accessor command.

#### **Examples**

The following example specifies a range of minimum delay constraints to remove:

```
remove_min_delay -through U0/U1:Y
```

#### See Also

set\_min\_delay

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# remove\_multicycle\_path

Tcl command; removes a multicycle path constraint in the current timing scenario by specifying either its exact arguments or its ID.

```
remove_multicycle_path [-from from_list] [-to to_list] [-through through_list]
remove multicycle_path -id constraint_ID
```

# **Arguments**

```
-from from_list
```

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

```
-through through_list
```

Specifies a list of pins, ports, cells, or nets through which the disabled paths must pass.



```
-toto_list
```

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

```
-id constraint_ID
```

Specifies the ID of the multicycle path constraint to remove from the current scenario. You must specify either the exact multicycle path arguments to remove or the constraint ID that refers to the multicycle path constraint to remove.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

Removes a multicycle path from the specified clock in the current scenario. If the arguments do not match a multicycle path constraint in the current scenario, or if the specified ID does not refer to a multicycle path constraint, this command fails.

Do not specify both the multicycle path arguments and the constraint ID.

## **Exceptions**

You cannot use wildcards when specifying a clock name, either alone or in an accessor command.

#### **Examples**

The following example removes all paths between reg1 and reg2 to 3 cycles for setup check.

```
remove_multicycle_path -from [get_pins {reg1}] -to [get_pins {reg2}]
```

#### See Also

set\_multicycle\_path

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# remove\_output\_delay

Tcl command; removes an ouput delay by specifying both the clocks and port names or the ID of the output delay constraint to remove.

```
remove_output_delay -clock clock_name port_pin_list
remove_output_delay -id constraint_ID
```

#### **Arguments**

```
-clock clock_name
```

Specifies the clock name to which the specified output delay value is assigned.

```
port_pin_list
```

Specifies the port names to which the specified output delay value is assigned.

```
-id constraint_ID
```

Specifies the ID of the clock with the output\_delay value to remove from the current scenario. You must specify either both a clock name and list of port names or the output\_delay constraint ID .

#### **Supported Families**

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.



#### **Description**

Removes an output delay from the specified clocks and port in the current scenario. If the clocks and port names do not match an output delay constraint in the current scenario, or if the specified ID does not refer to an output delay constraint, this command fails.

Do not specify both the clock and port names and the constraint ID.

## **Exceptions**

You cannot use wildcards when specifying a clock name, either alone or in an accessor command.

#### **Examples**

The following example removes the output delay from CLK1 on port out1:

```
remove_output_delay -clock [get_clocks CLK1] [get_ports out1]
```

#### See Also

set\_output\_delay

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# remove\_scenario

Tcl command: removes a scenario from the constraint database.

```
remove_scenario < name >
```

# **Arguments**

name

Specifies the name of the scenario to delete.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

The following command removes the scenario named my\_scenario:

```
remove_scenario my_scenario
```

#### **See Also**

create scenario

#### remove set

Tcl command; removes a set of paths from analysis. Only user-created sets can be deleted.

```
remove_set -name name
```

#### **Parameters**

-name *name* 

Specifies the name of the set to delete.



#### **Example**

The following command removes the set named my\_set:

```
remove_set -name my_set
```

#### See Also

create\_set

# rename\_scenario (SmartFusion2, IGLOO2, and RTG4)

Tcl command; renames an existing timing scenario to a new name. You must provide a unique name (that is, it cannot already be used by another timing scenario) for the new name.

```
rename_scenario old_name new_name
```

## **Arguments**

old\_name

Specifies the name of the existing timing scenario to be renamed.

new\_name

Specifies the new name for the scenario.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

This command renames an existing scenario name to a new name..

#### **Example**

```
rename_scenario my_old_scenario my_new_scenario
```

#### See Also

create\_scenario
delete\_scenario

Tcl documentation conventions

**Designer Tcl Command Reference** 

# report

Tcl command; specifies the type of reports to generate and what to include in the reports.

```
report -type (timing|violations | datasheet|bottleneck | constraints_coverage |
combinational_loops)
    -analysis <max_or_min>\
    -format (csv|text)
    <filename>
    timing options
        -max_parallel_paths <number>
        -max_paths <number>
        -print_summary (yes|no)
        -use_slack_threshold (yes|no)
        -slack_threshold <double>
        -print_paths (yes|no)
```



```
-max_expanded_paths <number>
          -include_user_sets (yes|no)
          -include_clock_domains (yes|no)
          -select_clock_domains <clock name list>
          -limit_max_paths (yes|no)
          -include_pin_to_pin (yes|no)
      bottleneck options
         -cost_type (path_count|path_cost)
         -max_instances <number>
         -from <port/pin pattern>
         -to <port/pin pattern>
         -set_type <set_type>
         -set_name <set name>
          -clock <clock name>
          -from_clock <clock name>
         -to_clock <clock name>
-in_to_out
```

## **Arguments**

-type

Value	Description
timing	Timing Report
violations	Timing Violation Report
constraints_coverage	Constraints Coverage Report
combinational_loops	Combinational Loops Report

#### -analysis

Value	Description
max	Timing report considers maximum analysis (default).
min	Timing report considers minimum analysis.
text	Generates a text report (default).
csv	Generates the report in a comma-separated value format which you can import into a spreadsheet.

-filename

Specifies the file name for the generated report.

#### **Timing Options and Values**

Parameter/Value	Description
-max_parallel_paths <number></number>	Specifies the max number of parallel paths. Parallel paths are timing paths with the same start and end points.
-max_paths <number></number>	Specifies the max number of paths to display for each set. This value



Parameter/Value	Description
	is a positive integer value greater than zero. Default is 100.
-print_summary <yes no></yes no>	Yes to include and No to exclude the summary section in the timing report.
-use_slack_threshold <yes no></yes no>	Yes to include slack threshold and no to exclude threshold in the timing report. The default is to exclude slack threshold.
-slack_threshold <double></double>	Specifies the threshold value to consider when reporting path slacks. This value is in nanoseconds (ns). By default, there is no threshold (all slacks reported).
-print_paths (yes no)	Specifies whether the path section (clock domains and in-to-out paths) will be printed in the timing report. Yes to include path sections (default) and no to exclude path sections from the timing report.
-max_expanded_paths <number></number>	Specifies the max number of paths to expand per set. This value is a positive integer value greater than zero. Default is 100.
-include_user_sets (yes no)	If yes, the user set is included in the timing report. If no, the user set is excluded in the timing report.
-include_clock_domains (yes no)	Yes to include and no to exclude clock domains in the timing report.
-select_clock_domains <clock_name_list></clock_name_list>	Defines the clock domain to be considered in the clock domain section. The domain list is a series of strings with domain names separated by spaces. Both the summary and the path sections in the timing report display only the listed clock domains in the clock_name_list.
-limit_max_paths (yes no)	Yes to limit the number of paths to report. No to specify that there is no limit to the number of paths to report (the default).
-include_pin_to_pin (yes no)	Yes to include and no to exclude pin-to-pin paths in the timing report.

## **Bottleneck Options and Values**

Parameter/Value	Description
-cost_type <path_count path_cost></path_count path_cost>	Specifies the cost_type as either path_count or path_cost. For path_count, instances with the greatest number of path violations will have the highest bottleneck cost. For path_cost, instances with the largest combined timing violations will have the highest bottleneck cost.
-max_instances <number></number>	Specifies the maximum number of instances to be reported. Default is 10.
-from <port pattern="" pin=""></port>	Reports only instances that lie on violating paths that start at locations specified by this option.
-to <port pattern="" pin=""></port>	Reports only instances that lie on violating paths that end at locations specified by this option.



Parameter/Value	Description
-clock <clock name=""></clock>	This option allows pruning based on a given clock domain. Only instances that lie on these violating paths are reported.
-set_name <set name=""></set>	Displays the bottleneck information for the named set. You can either use this option or use both -clock and -type. This option allows pruning based on a given set. Only paths that lie within the named set will be considered towards bottleneck.
-set_type <set_type></set_type>	This option can only be used in combination with the -clock option, and not by itself. The options allows you to filter which type of paths should be considered towards the bottleneck:
	<ul> <li>reg_to_reg - Paths between registers in the design</li> </ul>
	<ul> <li>async_to_reg - Paths from asynchronous pins to registers</li> </ul>
	<ul> <li>reg_to_async - Paths from registers to asynchronous pins</li> </ul>
	<ul> <li>external_recovery - The set of paths from inputs to asynchronous pins</li> </ul>
	<ul> <li>external_removal - The set of paths from inputs to asynchronous pins</li> </ul>
	external_setup - Paths from input ports to registers
	external_hold - Paths from input ports to registers
	clock_to_out - Paths from registers to output ports
-from_clock <clock name=""></clock>	Reports only bottleneck instances that lie on violating timing paths of the inter-clock domain that starts at the source clock specified by this option. This option can only be used in combination with -to_clock.
-to_clock <clock name=""></clock>	Reports only instances that lie on violating paths that end at locations specified by this option.
-in_to_out	Reports only instances that lie on violating paths that begin at input ports and end at output ports.

## **Example**

The following example generates a timing violation report named timing\_viol.txt. The report considers an analysis using maximimum delays and does not filter paths based on slack threshold. It reports two paths per section and one expanded path per section.

```
report -type timing_violations \
  -analysis max -use_slack_threshold no \
  -limit_max_paths -yes \
  -max_paths 2 \
  -max_expanded_paths 1\
  timing_viol.txt
```

#### save

Tcl command; saves all changes made prior to this command. This includes changes made on constraints, options and sets.



save

#### **Arguments**

None

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

The following script sets the maximum number of paths reported by list\_paths to 10, reads an SDC file, and save both the option and the constraints into the design project:

```
set_options -limit_max_paths 10
read_sdc somefile.sdc
save
```

#### See Also

set\_options

# set\_clock\_groups

set\_clock\_groups is an SDC command which disables timing analysis between the specified clock groups. No paths are reported between the clock groups in both directions. Paths between clocks in the same group continue to be reported.

**Note**: If you use the same name and the same exclusive flag of a previously defined clock group to create a new clock group, the previous clock group is removed and a new one is created in its place.

## **Arguments**

```
-name name
```

Name given to the clock group. Optional.

```
-physically_exclusive
```

Specifies that the clock groups are physically exclusive with respect to each other. Examples are multiple clocks feeding a register clock pin. The exclusive flags are all mutually exclusive. Only one can be specified.

```
-logically_exclusive
```

Specifies that the clocks groups are logically exclusive with respect to each other. Examples are clocks passing through a mux.

```
-asynchronous
```

Specifies that the clock groups are asynchronous with respect to each other, as there is no phase relationship between them. The exclusive flags are all mutually exclusive. Only one can be specified.

**Note**: The exclusive flags for the arguments above are all mutually exclusive. Only one can be specified.

```
-group clock_list
```

Specifies a list of clocks. There can any number of groups specified in the set\_clock\_groups command.



#### **Supported Families**

SmartFusion2, IGLOO2, RTG4

#### **Example**

```
set_clock_groups -name mygroup3 -physically_exclusive \
-group [get_clocks clk_1] -group [get_clocks clk_2]
```

#### See Also

list clock groups
remove\_clock\_groups

# set\_clock\_latency

Tcl command; defines the delay between an external clock source and the definition pin of a clock within SmartTime

```
set_clock_latency -source [-rise][-fall][-early][-late] delay clock
```

## **Arguments**

-source

Specifies the source latency on a clock pin, potentially only on certain edges of the clock.

-rise

Specifies the edge for which this constraint will apply. If neither or both rise are passed, the same latency is applied to both edges.

-fall

Specifies the edge for which this constraint will apply. If neither or both rise are passed, the same latency is applied to both edges.

-invert

Specifies that the generated clock waveform is inverted with respect to the reference clock.

-late

Optional. Specifies that the latency is late bound on the latency. The appropriate bound is used to provide the most pessimistic timing scenario. However, if the value of "-late" is less than the value of "-early", optimistic timing takes place which could result in incorrect analysis. If neither or both "-early" and "-late" are provided, the same latency is used for both bounds, which results in the latency having no effect for single clock domain setup and hold checks.

```
-early
```

Optional. Specifies that the latency is early bound on the latency. The appropriate bound is used to provide the most pessimistic timing scenario. However, if the value of "-late" is less than the value of "-early", optimistic timing takes place which could result in incorrect analysis. If neither or both "-early" and "-late" are provided, the same latency is used for both bounds, which results in the latency having no effect for single clock domain setup and hold checks.

delay

Specifies the latency value for the constraint.

clock

Specifies the clock to which the constraint is applied. This clock must be constrained.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.



#### **Description**

Clock source latency defines the delay between an external clock source and the definition pin of a clock within SmartTime. It behaves much like an input delay constraint. You can specify both an "early" delay and a "late" delay for this latency, providing an uncertainty which SmartTime propagates through its calculations. Rising and falling edges of the same clock can have different latencies. If only one value is provided for the clock source latency, it is taken as the exact latency value, for both rising and falling edges.

#### **Examples**

The following example sets an early clock source latency of 0.4 on the rising edge of main\_clock. It also sets a clock source latency of 1.2, for both the early and late values of the falling edge of main\_clock. The late value for the clock source latency for the falling edge of main\_clock remains undefined.

```
set_clock_latency -source -rise -early 0.4 { main_clock }
set_clock_latency -source -fall 1.2 { main_clock }
```

#### See Also

create\_clock

create\_generated\_clock

Tcl Command Documentation Conventions

**Designer Tcl Command Reference** 

# set\_clock\_to\_output

SDC command; defines the timing budget available inside the FPGA for an output relative to a clock.

```
set_clock_to_output delay_value -clock clock_ref [-max] [-min] output_list
```

#### **Arguments**

delay\_value

Specifies the clock to output delay in nanoseconds. This time represents the amount of time available inside the FPGA between the active clock edge and the data change at the output port.

```
-clock clock_ref
```

Specifies the reference clock to which the specified clock to output is related. This is a mandatory argument.

-max

Specifies that <code>delay\_value</code> refers to the maximum clock to output at the specified output. If you do not specify <code>-max</code> or <code>-min</code> options, the tool assumes maximum and minimum clock to output delays to be equal.

-min

Specifies that <u>delay\_value</u> refers to the minimum clock to output at the specified output. If you do not specify —max or —min options, the tool assumes maximum and minimum clock to output delays to be equal.

```
output_list
```

Provides a list of output ports in the current design to which delay\_value is assigned. If you need to specify more than one object, enclose the objects in braces ({}).

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.



# set\_clock\_uncertainty

Tcl command; specifies a clock-to-clock uncertainty between two clocks (from and to) and returns the ID of the created constraint if the command succeeded.

```
set_clock_uncertainty uncertainty -from | -rise_from | -fall_from from_clock_list -to | -rise_to | -fall_to to_clock_list -setup {value} -hold {value}
```

#### **Arguments**

#### uncertainty

Specifies the time in nanoseconds that represents the amount of variation between two clock edges.

-from

Specifies that the clock-to-clock uncertainty applies to both rising and falling edges of the source clock list. Only one of the <code>-from</code>, <code>-rise\_from</code>, or <code>-fall\_from</code> arguments can be specified for the constraint to be valid.

```
-rise_from
```

Specifies that the clock-to-clock uncertainty applies only to rising edges of the source clock list. Only one of the -from,  $-rise\_from$ , or  $-fall\_from$  arguments can be specified for the constraint to be valid.

```
-fall from
```

Specifies that the clock-to-clock uncertainty applies only to falling edges of the source clock list. Only one of the <code>-from</code>, <code>-rise\_from</code>, or <code>-fall\_from</code> arguments can be specified for the constraint to be valid.

```
from_clock_list
```

Specifies the list of clock names as the uncertainty source.

-tc

Specifies that the clock-to-clock uncertainty applies to both rising and falling edges of the destination clock list. Only one of the -to,  $-rise\_to$ , or  $-fall\_to$  arguments can be specified for the constraint to be valid.

```
-rise_to
```

Specifies that the clock-to-clock uncertainty applies only to rising edges of the destination clock list. Only one of the -to,  $-rise\_to$ , or  $-fall\_to$  arguments can be specified for the constraint to be valid.

```
-fall_to
```

Specifies that the clock-to-clock uncertainty applies only to falling edges of the destination clock list. Only one of the -to, -rise\_to, or -fall\_to arguments can be specified for the constraint to be valid.

```
to_clock_list
```

Specifies the list of clock names as the uncertainty destination.

```
-setup
```

Specifies that the uncertainty applies only to setup checks. If none or both -setup and -hold are present, the uncertainty applies to both setup and hold checks.

```
-hold
```

Specifies that the uncertainty applies only to hold checks. If none or both -setup and -hold are present, the uncertainty applies to both setup and hold checks.

## Supported Families

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

#### **Description**

The set\_clock\_uncertainty command sets the timing uncertainty between two clock waveforms or maximum clock skew. Timing between clocks have no uncertainty unless you specify it.

#### **Examples**

set\_clock\_uncertainty 10 -from Clk1 -to Clk2



```
set_clock_uncertainty 0 -from Clk1 -fall_to { Clk2 Clk3 } -setup
set_clock_uncertainty 4.3 -fall_from { Clk1 Clk2 } -rise_to *
set_clock_uncertainty 0.1 -rise_from [ get_clocks { Clk1 Clk2 } ] -fall_to { Clk3 Clk4 }
-setup
set_clock_uncertainty 5 -rise_from Clk1 -to [ get_clocks {*} ]
```

#### See Also

create\_clock
create\_generated\_clock
remove\_clock\_uncertainty
Designer Tcl Command Reference

## set current scenario

Tcl command; specifies the timing scenario for the Timing Analyzer to use. All commands that follow this command will apply to the specified timing scenario.

```
set_current_scenario name
```

#### **Arguments**

name

Specifies the name of the timing scenario to which to apply all commands from this point on.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Description**

A timing scenario is a set of timing constraints used with a design. If the specified scenario is already the current one, this command has no effect.

After setting the current scenario, constraints can be listed, added, or removed, the checker can be invoked on the set of constraints, and so on.

This command uses the specified timing scenario to compute timing analysis.

## **Example**

```
set_current_scenario scenario_A
```

#### See Also

get\_current\_scenario

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# set\_disable\_timing

Tcl command; disables timing arcs within a cell and returns the ID of the created constraint if the command succeeded.

```
set_disable_timing -from value -to value name
```



#### **Arguments**

```
-from from_port
```

Specifies the starting port. The –from and –to arguments must either both be present or both omitted for the constraint to be valid.

```
-to to_port
```

Specifies the ending port. The –from and –to arguments must either both be present or both omitted for the constraint to be valid.

name

Specifies the cell name where the timing arcs will be disabled.

#### Supported Families

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

```
set_disable_timing -from A -to Y a2
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# set\_external\_check

SDC command; defines the external setup and hold delays for an input relative to a clock.

```
set_external_check delay_value -clock clock_ref [-setup] [-hold] input_list
```

#### **Arguments**

```
delay_value
```

Specifies the external setup or external hold delay in nanoseconds. This time represents the amount of time available inside the FPGA for the specified input after a clock edge.

```
-clock clock_ref
```

Specifies the reference clock to which the specified external check is related. This is a mandatory argument.

```
-setup or -hold
```

Specifies that <code>delay\_value</code> refers to the setup/hold check at the specified input. This is a mandatory argument if —hold is not used. You must specify either the -setup or -hold option.

```
input_list
```

Provides a list of input ports in the current design to which <code>delay\_value</code> is assigned. If you need to specify more than one object, enclose the objects in braces ({}).

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

# set\_false\_path

Tcl command; identifies paths that are considered false and excluded from the timing analysis in the current timing scenario.

```
set_false_path [-from from_list] [-through through_list] [-to to_list]
```



#### **Arguments**

```
-from from_list
```

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

```
-through through_list
```

Specifies a list of pins, ports, cells, or nets through which the disabled paths must pass.

```
-to to_list
```

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

## Supported Families

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

The set\_false\_path command identifies specific timing paths as being false. The false timing paths are paths that do not propagate logic level changes. This constraint removes timing requirements on these false paths so that they are not considered during the timing analysis. The path starting points are the input ports or register clock pins, and the path ending points are the register data pins or output ports. This constraint disables setup and hold checking for the specified paths.

The false path information always takes precedence over multiple cycle path information and overrides maximum delay constraints. If more than one object is specified within one -through option, the path can pass through any objects.

You must specify at least one of the -from, -to, or -through arguments for this constraint to be valid.

## **Examples**

The following example specifies all paths from clock pins of the registers in clock domain clk1 to data pins of a specific register in clock domain clk2 as false paths:

```
set_false_path -from [get_clocks {clk1}] -to reg_2:D
```

The following example specifies all paths through the pin U0/U1:Y to be false:

```
set_false_path -through U0/U1:Y
```

#### See Also

Tcl Command Documentation Conventions

**Designer Tcl Command Reference** 

# set\_input\_delay

Tcl command; creates an input delay on a port list by defining the arrival time of an input relative to a clock in the current scenario.

```
set_input_delay delay_value -clock clock_ref [-max] [-min] [-clock_fall] input_list
```

## **Arguments**

```
delay_value
```

Specifies the arrival time in nanoseconds that represents the amount of time for which the signal is available at the specified input after a clock edge.

```
-clock clock_ref
```

Specifies the clock reference to which the specified input delay is related. This is a mandatory argument. If you do not specify -max or -min options, the tool assumes the maximum and minimum input delays to be equal.



-max

Specifies that delay\_value refers to the longest path arriving at the specified input. If you do not specify max or -min options, the tool assumes maximum and minimum input delays to be equal.

-min

Specifies that delay\_value refers to the shortest path arriving at the specified input. If you do not specify max or -min options, the tool assumes maximum and minimum input delays to be equal.

```
-clock fall
```

Specifies that the delay is relative to the falling edge of the clock reference. The default is the rising edge.

```
input_list
```

Provides a list of input ports in the current design to which delay\_value is assigned. If you need to specify more than one object, enclose the objects in braces ({}).

#### **Supported Families**

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.and IGLOOe, except ProASIC3 nano and ProASIC3L

## **Description**

The set\_input\_delay command sets input path delays on input ports relative to a clock edge. This usually represents a combinational path delay from the clock pin of a register external to the current design. For in/out (bidirectional) ports, you can specify the path delays for both input and output modes. The tool adds input delay to path delay for paths starting at primary inputs.

A clock is a singleton that represents the name of a defined clock constraint. This can be:

- a single port name used as source for a clock constraint
- a single pin name used as source for a clock constraint; for instance reg1:CLK. This name can be hierarchical (for instance toplevel/block1/reg2:CLK)
- an object accessor that will refer to one clock: [get\_clocks {clk}]

#### **Examples**

The following example sets an input delay of 1.2ns for port data1 relative to the rising edge of CLK1:

```
set_input_delay 1.2 -clock [get_clocks CLK1] [get_ports data1]
```

The following example sets a different maximum and minimum input delay for port IN1 relative to the falling edge of CLK2:

```
set_input_delay 1.0 -clock_fall -clock CLK2 -min {IN1}
set_input_delay 1.4 -clock_fall -clock CLK2 -max {IN1}
```

#### See Also

set\_output\_delay

**Tcl Command Documentation Conventions** 



# set\_max\_delay

Tcl command; specifies the maximum delay for the timing paths in the current scenario.

```
set_max_delay delay_value [-from from_list] [-to to_list] [-through through_list]
```

#### **Arguments**

delay\_value

Specifies a floating point number in nanoseconds that represents the required maximum delay value for specified paths.

- If the path starting point is on a sequential device, the tool includes clock skew in the computed delay.
- If the path starting point has an input delay specified, the tool adds that delay value to the path delay.
- If the path ending point is on a sequential device, the tool includes clock skew and library setup time in the computed delay.
- If the ending point has an output delay specified, the tool adds that delay to the path delay.

```
-from from_list
```

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

```
-to to_list
```

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

```
-through through_list
```

Specifies a list of pins, ports, cells, or nets through which the timing paths must pass.

## **Supported Families**

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

## **Description**

This command specifies the required maximum delay for timing paths in the current design. The path length for any startpoint in from\_list to any endpoint in to\_list must be less than delay\_value.

The timing engine automatically derives the individual maximum delay targets from clock waveforms and port input or output delays.

The maximum delay constraint is a timing exception. This constraint overrides the default single cycle timing relationship for one or more timing paths. This constraint also overrides a multicycle path constraint.

You must specify at least one of the -from, -to, or -through arguments for this constraint to be valid.

# **Examples**

The following example sets a maximum delay by constraining all paths from ff1a:CLK or ff1b:CLK to ff2e:D with a delay less than 5 ns:

```
\verb|set_max_delay 5 - from {ffla:CLK fflb:CLK}| - to {ff2e:D}|
```

The following example sets a maximum delay by constraining all paths to output ports whose names start by "out" with a delay less than 3.8 ns:

```
set_max_delay 3.8 -to [get_ports out*]
```

#### See Also

```
set_min_delay
remove_max_delay
```

Tcl Command Documentation Conventions



#### **Designer Tcl Command Reference**

# set\_min\_delay

Tcl command; specifies the minimum delay for the timing paths in the current scenario.

```
set_min_delay delay_value [-from from_list] [-to to_list] [-through through_list]
```

## **Arguments**

#### delay\_value

Specifies a floating point number in nanoseconds that represents the required minimum delay value for specified paths.

- If the path starting point is on a sequential device, the tool includes clock skew in the computed delay.
- If the path starting point has an input delay specified, the tool adds that delay value to the path delay.
- If the path ending point is on a sequential device, the tool includes clock skew and library setup time in the computed delay.
- If the ending point has an output delay specified, the tool adds that delay to the path delay.

```
-from from_list
```

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

```
-to to_list
```

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

```
-through through_list
```

Specifies a list of pins, ports, cells, or nets through which the timing paths must pass.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Description**

This command specifies the required minimum delay for timing paths in the current design. The path length for any startpoint in from\_list to any endpoint in to\_list must be less than delay\_value.

The timing engine automatically derives the individual minimum delay targets from clock waveforms and port input or output delays.

The minimum delay constraint is a timing exception. This constraint overrides the default single cycle timing relationship for one or more timing paths. This constraint also overrides a multicycle path constraint.

You must specify at least one of the <code>-from</code>, <code>-to</code>, or <code>-through</code> arguments for this constraint to be valid.

## **Examples**

The following example sets a minimum delay by constraining all paths from ff1a:CLK or ff1b:CLK to ff2e:D with a delay less than 5 ns:

```
\verb|set_min_delay 5 - from {ff1a:CLK ff1b:CLK}| - to {ff2e:D}|
```

The following example sets a minimum delay by constraining all paths to output ports whose names start by "out" with a delay less than 3.8 ns:

```
set_min_delay 3.8 -to [get_ports out*]
```



#### See Also

set\_max\_delay
remove\_min\_delay

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# set\_multicycle\_path

Tcl command; defines a path that takes multiple clock cycles in the current scenario.

```
set_multicycle_path ncycles [-setup] [-hold] [-from from_list[-through through_list[-to
to_list
```

# **Arguments**

#### ncycles

Specifies an integer value that represents a number of cycles the data path must have for setup or hold check. The value is relative to the starting point or ending point clock, before data is required at the ending point.



-setup

Optional. Applies the cycle value for the setup check only. This option does not affect the hold check. The default hold check will be applied unless you have specified another set\_multicycle\_path command for the hold value.

-hold

Optional. Applies the cycle value for the hold check only. This option does not affect the setup check.

Note: Note: If you do not specify "-setup" or "-hold", the cycle value is applied to the setup check and the default hold check is performed (ncycles -1).

```
-from from_list
```

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

```
-through through_list
```

Specifies a list of pins or ports through which the multiple cycle paths must pass.

```
-to to_list
```

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

Setting multiple cycle paths constraint overrides the single cycle timing relationships between sequential elements by specifying the number of cycles that the data path must have for setup or hold checks. If you change the multiplier, it affects both the setup and hold checks.

False path information always takes precedence over multiple cycle path information. A specific maximum delay constraint overrides a general multiple cycle path constraint.

If you specify more than one object within one -through option, the path passes through any of the objects.

You must specify at least one of the -from, -to, or -through arguments for this constraint to be valid.

## **Exceptions**

Multiple priority management is not supported in Microsemi SoC designs. All multiple cycle path constraints are handled with the same priority.

## **Examples**

The following example sets all paths between reg1 and reg2 to 3 cycles for setup check. Hold check is measured at the previous edge of the clock at reg2.

```
set_multicycle_path 3 -from [get_pins {reg1}] -to [get_pins {reg2}]
```

The following example specifies that four cycles are needed for setup check on all paths starting at the registers in the clock domain ck1. Hold check is further specified with two cycles instead of the three cycles that would have been applied otherwise.

```
set_multicycle_path 4 -setup -from [get_clocks {ckl}]
set_multicycle_path 2 -hold -from [get_clocks {ckl}]
```

#### See Also

remove\_multicycle\_path

**Tcl Command Documentation Conventions** 



# set\_options (SmartFusion2, IGLOO2, RTG4)

SmartTime-specific Tcl command; sets options for timing analysis. Some options will also affect timing-driven place-and-route. The same parameters can be changed in the SmartTime Options dialog box in the SmartTime GUI.

```
set_options
 [-max_opcond value ]
 [-min_opcond value]
 [-interclockdomain_analysis value]
 [-use_bibuf_loopbacks value]
 [-enable_recovery_removal_checks value]
 [-break_at_async value]
 [-filter_when_slack_below value]
 [-filter_when_slack_above value]
 [-remove_slack_filters]
 [-limit_max_paths value]
 [-expand_clock_network value]
 [-expand_parallel_paths value]
 [-analysis_scenario value]
 [-tdpr_scenario value]
 [-reset]
```

#### **Arguments**

-max\_opcond value

Sets the operating condition to use for Maximum Delay Analysis. The following table shows the acceptable values for this argument. Default is *worst*.

Value	Description
worst	Use Worst Case conditions for Maximum Delay Analysis
typical	Use Typical conditions for Maximum Delay Analysis
best	Use Best Case conditions for Maximum Delay Analysis

-min\_opcond value

Sets the operating condition to use for Minimum Delay Analysis. The following table shows the acceptable values for this argument. Default is *best*.

Value	Description
best	Use Best Case conditions for Minimum Delay Analysis
typical	Use Typical conditions for Minimum Delay Analysis
worst	Use Worst Case conditions for Minimum Delay Analysis

-interclockdomain\_analysis value

Enables or disables inter-clock domain analysis. Default is yes.



Value	Description
yes	Enables inter-clock domain analysis
no	Disables inter-clock domain analysis

-use\_bibuf\_loopbacks value

Instructs the timing analysis whether to consider loopback path in bidirectional buffers (D->Y, E->Y)as false-path {no}. Default is *yes*; i.e., loopback are false paths.

Value	Description
yes	Enables loopback in bibufs
no	Disables loopback in bibufs

-enable\_recovery\_removal\_checks value

Enables recovery checks to be included in max-delay analysis and removal checks in min-delay analysis. Default is *yes*.

Value	Description
yes	Enables recovery and removal checks
no	Disables recovery and removal checks

-break\_at\_async value

Specifies whether or not timing analysis is allowed to cross asynchronous pins (clear, reset of sequential elements). Default is *no*.

Value	Description
yes	Enables breaking paths at asynchronous ports
no	Disables breaking paths at asynchronous ports

-filter\_when\_slack\_below value

Specifies a minimum slack value for paths reported by list\_paths. Not set by default.

-filter\_when\_slack\_above value

Specifies a maximum slack value for paths reported by list\_paths. Not set by default.

-remove\_slack\_filters

Removes the slack minimum and maximum set using -filter\_when\_slack\_below and filter\_when\_slack\_above.

-limit\_max\_paths value

Specifies the maximum number of paths reported by list\_paths. Default is 100.

-expand\_clock\_network value

Specify whether or not clock network details are reported in expand\_path. Default is yes.



Value	Description
yes	Enables expanded clock network information in paths
no	Disables expanded clock network information in paths

-expand\_parallel\_paths value

Specify the number of parallel paths {paths with the same ends} to include in expand\_path. Default is 1.

-analysis\_scenario value

Specify the constraint scenario to be used for timing analysis. Default is Primary, the default scenario.

-tdpr\_scenario value

Specify the constraint scenario to be used for timing-driven place-and-route. Default is Primary, the default scenario.

-reset

Reset all options to the default values, except those for analysis and TDPR scenarios, which remain unchanged.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

The following script commands the timing engine to use best operating conditions for both max-delay analysis and min-delay analysis:

```
set_options -max_opcond {best} -min_opcond {best}
```

The following script changes the scenario used by timing-driven place-and-route and saves the change in the Libero project for place-and-route tools to see the change.

```
set_options -tdpr_scenario {My_TDPR_Scenario}
```

#### See Also

save

# set\_output\_delay

Tcl command; defines the output delay of an output relative to a clock in the current scenario.

```
set_output_delay [-max] [-min] delay_value -clock clock_ref [-clock_fall] output_list
```

## **Arguments**

-max

Specifies that delay\_value refers to the longest path from the specified output. If you do not specify -max or -min options, the tool assumes the maximum and minimum output delays to be equal.

-min

Specifies that delay\_value refers to the shortest path from the specified output. If you do not specify -max or -min options, the tool assumes the maximum and minimum output delays to be equal.

```
delay_value
```

Specifies the amount of time before a clock edge for which the signal is required. This represents a combinational path delay to a register outside the current design plus the library setup time (for maximum output delay) or hold time (for minimum output delay).



```
-clock clock_ref
```

Specifies the clock reference to which the specified output delay is related. This is a mandatory argument. If you do not specify -max or -min options, the tool assumes the maximum and minimum input delays to be equal.

```
-clock_fall
```

Specifies that the delay is relative to the falling edge of the clock reference. The default is the rising edge.

Provides a list of output ports in the current design to which delay\_value is assigned. If you need to specify more than one object, enclose the objects in braces ({}).

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

The set\_output\_delay command sets output path delays on output ports relative to a clock edge. Output ports have no output delay unless you specify it. For in/out (bidirectional) ports, you can specify the path delays for both input and output modes. The tool adds output delay to path delay for paths ending at primary outputs.

## **Examples**

The following example sets an output delay of 1.2ns for port OUT1 relative to the rising edge of CLK1:

```
set_output_delay 1.2 -clock [get_clocks CLK1] [get_ports OUT1]
```

The following example sets a different maximum and minimum output delay for port OUT1 relative to the falling edge of CLK2:

```
set_output_delay -min {OUT1} 1.0 -clock_fall -clock CLK2
set_output_delay -max {OUT1} 1.4 -clock_fall -clock CLK2
```

#### See Also

remove\_output\_delay
set\_input\_delay

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# write\_sdc

Tcl command; writes timing constraints into an SDC file. If multiple constraint scenarios are defined, - scenario allows the user to specify which scenario to write. By default, the current scenario is written.

```
write_sdc
-scenario scenario name
-pin_separator (: | /)
file name
```

#### **Arguments**

```
-scenario scenario name
```

Specify the scenario to write. By default the current scenario is used.

```
-pin_separator \underline{sep}
```

Specify the pin separator used in the SDC file. It can be either ':' or '/'.

```
file name
```

Specify the SDC file name.



# **Example**

The following script merges two SDC files and writes the result into a third SDC file:

read\_sdc first.sdc
read\_sdc -add second.sdc
write\_sdc merged.sdc

#### See Also

read sdc, set current scenario

VERIFYTIMING (SmartFusion2, IGLOO2, RTG4, )



# SmartTime Tcl Commands - SmartFusion, IGLOO, ProASIC3, Fusion, and Designer Tcl Commands

# all\_registers

Tcl command; returns an object representing register pins or cells in the current scenario based on the given parameters.

```
all_registers [-clock clock_name]
[-async_pins][-output_pins][-data_pins][-clock_pins]
```

#### **Arguments**

-clock clock\_name

Specifies the name of the clock domain to which the registers belong. If no clock is specified, all registers in the design will be targeted.

-async\_pins

Lists all register pins that are async pins for the specified clock (or all registers asynchronous pins in the design).

-output\_pins

Lists all register pins that are output pins for the specified clock (or all registers output pins in the design).

-data\_pins

Lists all register pins that are data pins for the specified clock (or all registers data pins in the design).

-clock\_pins

Lists all register pins that are data pins for the specified clock (or all registers clock pins in the design).

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Exceptions**

You can only use this command as part of a –from, -to, or –through argument in the following Tcl commands: <u>set min delay</u>, <u>set max delay</u>, <u>set multicycle path</u>, and <u>set false path</u>.

#### **Examples**

#### See Also

Tcl documentation conventions



# check\_timing\_constraints

Tcl command; checks all timing constraints in the current timing scenario for validity.

check\_timing\_constraints

#### **Arguments**

None

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

check\_timing\_constraints

#### See Also

Tcl documentation conventions

Designer Tcl Command Reference

# clone\_scenario

Tcl command; creates a new timing scenario by duplicating an existing one. You must provide a unique name (that is, it cannot already be used by another timing scenario).

clone\_scenario name -source origin

#### **Arguments**

name

Specifies the name of the new timing scenario to create.

-source origin

Specifies the source of the timing scenario to clone (copy). The source must be a valid, existing timing scenario.

## **Supported Families**

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

#### **Description**

This command creates a timing scenario with the specified name, which includes a copy of all constraints in the original scenario (specified with the -source parameter). The new scenario is then added to the list of scenarios.

#### **Example**

clone\_scenario scenario\_A -source {Primary}

#### See Also

create\_scenario
delete\_scenario

Tcl documentation conventions



# create\_clock

Tcl command; creates a clock constraint on the specified ports/pins, or a virtual clock if no source other than a name is specified.

```
create_clock -period_value [-name clock_name]
[-waveform> edge_list][source_objects]
```

## **Arguments**

```
-period period_value
```

Specifies the clock period in nanoseconds. The value you specify is the minimum time over which the clock waveform repeats. The period\_value must be greater than zero.

```
-name clock_name
```

Specifies the name of the clock constraint. You must specify either a clock name or a source.

```
-waveform edge_list
```

Specifies the rise and fall times of the clock waveform in ns over a complete clock period. There must be exactly two transitions in the list, a rising transition followed by a falling transition. You can define a clock starting with a falling edge by providing an edge list where fall time is less than rise time. If you do not specify -waveform option, the tool creates a default waveform, with a rising edge at instant 0.0 ns and a falling edge at instant (period\_value/2)ns.

```
source_objects
```

Specifies the source of the clock constraint. The source can be ports, pins, or nets in the design. If you specify a clock constraint on a pin that already has a clock, the new clock replaces the existing one. You must specify either a source or a clock name.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

Creates a clock in the current design at the declared source and defines its period and waveform. The static timing analysis tool uses this information to propagate the waveform across the clock network to the clock pins of all sequential elements driven by this clock source.

The clock information is also used to compute the slacks in the specified clock domain that drive optimization tools such as place-and-route.

## **Examples**

The following example creates two clocks on ports CK1 and CK2 with a period of 6, a rising edge at 0, and a falling edge at 3:

```
create_clock -name {my_user_clock} -period 6 CK1
create_clock -name {my_other_user_clock} -period 6 -waveform {0 3} {CK2}
```

The following example creates a clock on port CK3 with a period of 7, a rising edge at 2, and a falling edge at 4:

```
create_clock -period 7 -waveform {2 4} [get_ports {CK3}]
```

#### See Also

create\_generated\_clock

**Tcl Command Documentation Conventions** 



# create\_generated\_clock

Tcl command; creates an internally generated clock constraint on the ports/pins and defines its characteristics.

```
create_generated_clock [-name name] -source reference_pin [-divide_by divide_factor] [-
multiply_by multiply_factor] [-invert] source
```

#### **Arguments**

-name name

Specifies the name of the clock constraint.

```
-source reference_pin
```

Specifies the reference pin in the design from which the clock waveform is to be derived.

```
-divide_by divide_factor
```

Specifies the frequency division factor. For instance if the *divide\_factor* is equal to 2, the generated clock period is twice the reference clock period.

```
-multiply_by multiply_factor
```

Specifies the frequency multiplication factor. For instance if the *multiply\_factor* is equal to 2, the generated clock period is half the reference clock period.

```
-invert
```

Specifies that the generated clock waveform is inverted with respect to the reference clock.

source

Specifies the source of the clock constraint on internal pins of the design. If you specify a clock constraint on a pin that already has a clock, the new clock replaces the existing clock. Only one source is accepted. Wildcards are accepted as long as the resolution shows one pin.

## **Supported Families**

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

#### **Description**

Creates a generated clock in the current design at a declared source by defining its frequency with respect to the frequency at the reference pin. The static timing analysis tool uses this information to compute and propagate its waveform across the clock network to the clock pins of all sequential elements driven by this source.

The generated clock information is also used to compute the slacks in the specified clock domain that drive optimization tools such as place-and-route.

## **Examples**

The following example creates a generated clock on pin U1/reg1:Q with a period twice as long as the period at the reference port CLK.

```
create_generated_clock -name {my_user_clock} -divide_by 2 -source [get_ports
{CLK}] U1/reg1:Q
```

The following example creates a generated clock at the primary output of myPLL with a period ¾ of the period at the reference pin clk.

```
create_generated_clock -divide_by 3 -multiply_by 4 -source clk [get_pins {myPLL:CLK1}]
```

#### See Also

create\_clock

**Tcl Command Documentation Conventions** 



# create\_scenario

Tcl command; creates a new timing scenario with the specified name. You must provide a unique name (that is, it cannot already be used by another timing scenario).

create\_scenario name

#### **Arguments**

name

Specifies the name of the new timing scenario.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Description**

A timing scenario is a set of timing constraints used with a design. Scenarios enable you to easily refine the set of timing constraints used for Timing-Driven Place-and-Route, so as to achieve timing closure more rapidly.

This command creates an empty timing scenario with the specified name and adds it to the list of scenarios.

#### **Example**

create\_scenario scenario\_A

#### See Also

clone\_scenario

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# delete\_scenario

Tcl command; deletes the specified timing scenario.

delete\_scenario name

#### **Arguments**

name

Specifies the name of the timing scenario to delete.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

This command deletes the specified timing scenario and all the constraints it contains.

## **Exceptions**

- At least one timing scenario must always be available. If the current scenario is the only one that exists, you cannot delete it.
- Scenarios that are linked to the timing analysis or layout cannot be deleted.



#### **Example**

delete\_scenario scenario\_A

#### See Also

create\_scenario

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# get\_cells

Tcl command; returns an object representing the cells (instances) that match those specified in the pattern argument.

```
get_cells pattern
```

### **Arguments**

pattern

Specifies the pattern to match the instances to return. For example, "get\_cells U18\*" returns all instances starting with the characters "U18", where "\*" is a wildcard that represents any character string.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

This command returns a collection of instances matching the pattern you specify. You can only use this command as part of a –from, -to, or –through argument in the following Tcl commands: <a href="mailto:set\_max delay">set\_multicycle\_path</a>, and <a href="mailto:set\_false\_path">set\_false\_path</a>.

#### **Examples**

```
set_max_delay 2 -from [get_cells {reg*}] -to [get_ports {out}]
set_false_path -through [get_cells {Rblock/muxA}]
```

#### See Also

get\_clocks
get\_nets
get\_pins
get\_ports

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# get\_clocks

Tcl command; returns an object representing the clock(s) that match those specified in the pattern argument in the current timing scenario.

```
get_clocks pattern
```

### **Arguments**

pattern

Specifies the pattern to use to match the clocks set in SmartTime.



#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

- If this command is used as a –from argument in either the set maximum (<u>set max delay</u>), or set minimum delay (<u>set min\_delay</u>), false path (<u>set false path</u>), and multicycle constraints (<u>set multicycle path</u>), the clock pins of all the registers related to this clock are used as path start points.
- If this command is used as a -to argument in either the set maximum (<u>set max delay</u>), or set
  minimum delay (<u>set min delay</u>), false path (<u>set false path</u>), and multicycle constraints
  (<u>set multicycle path</u>), the synchronous pins of all the registers related to this clock are used as path
  endpoints.

#### **Example**

```
set_max_delay -from [get_ports datal] -to \
[get_clocks ck1]
```

#### See Also

create\_clock
create\_generated\_clock

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

## get\_current\_scenario

Tcl command; returns the name of the current timing scenario.

```
get_current_scenario
```

#### **Arguments**

None

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Examples**

```
get_current_scenario
```

#### See Also

set\_current\_scenario

Tcl documentation conventions

**Designer Tcl Command Reference** 

## get\_nets

Tcl command; returns an object representing the nets that match those specified in the pattern argument.

get\_nets pattern



### **Arguments**

pattern

Specifies the pattern to match the names of the nets to return. For example, "get\_nets N\_255\*" returns all nets starting with the characters "N\_255", where "\*" is a wildcard that represents any character string.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

This command returns a collection of nets matching the pattern you specify. You can only use this command as source objects in create clock (<u>create\_clock</u>) or create generated clock (<u>create\_generated\_clock</u>) constraints and as -through arguments in the set false path, set minimum delay, set maximum delay, and set multicycle path constraints.

### **Examples**

```
set_max_delay 2 -from [get_ports RDATA1] -through [get_nets {net_chkp1 net_chkqi}]
set_false_path -through [get_nets {Tblk/rm/n*}]
create_clock -name mainCLK -period 2.5 [get_nets {cknet}]
```

#### See Also

```
create_clock
create_generated_clock
set_false_path
set_min_delay
set_max_delay
set_multicycle_path
Tcl documentation conventions
```

# Designer Tcl Command Reference

# get\_pins

Tcl command; returns an object representing the pin(s) that match those specified in the pattern argument.

```
get_pins pattern
```

### **Arguments**

pattern

Specifies the pattern to match the pins to return. For example, "get\_pins clock\_gen\*" returns all pins starting with the characters "clock\_gen", where "\*" is a wildcard that represents any character string.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

```
create_clock -period 10 [get_pins clock_gen/reg2:Q]
```

#### See Also

```
create_clock
create_generated_clock
```



```
set_clock_latency
set_false_path
set_min_delay
set_max_delay
set_multicycle_path
Tcl documentation conventions
Designer Tcl Command Reference
```

## get\_ports

Tcl command; returns an object representing the port(s) that match those specified in the pattern argument.

```
get_portspattern
```

#### **Argument**

pattern

Specifies the pattern to match the ports.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

```
create_clock -period 10 [get_ports CK1]
```

#### See Also

```
create_clock
set_clock_latency
set_input_delay
set_output_delay
set_min_delay
set_max_delay
set_false_path
set_multicycle_path
Tcl documentation conventions
Designer Tcl Command Reference
```

# list\_clock\_latencies

Tcl command; returns details about all of the clock latencies in the current timing constraint scenario.

```
list_clock_latencies
```

#### **Arguments**

None

#### Supported Families

See the Tcl Commands and Supported Families table for the list of families that support this command.



#### **Examples**

puts [list\_clock\_latencies]

#### See Also

set\_clock\_latency
remove\_clock\_latency
Tcl documentation conventions
Designer Tcl Command Reference

## list\_clock\_uncertainties

Tcl command; returns details about all of the clock uncertainties in the current timing constraint scenario.

list\_clock\_uncertainties

#### **Arguments**

None

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

list\_clock\_uncertainties

#### See Also

set\_clock\_uncertainty
remove\_clock\_uncertainty
Designer Tcl Command Reference

# list\_clocks

Tcl command; returns details about all of the clock constraints in the current timing constraint scenario.

list\_clocks

#### **Arguments**

None

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

puts [list\_clocks]

#### See Also

create\_clock
remove\_clock

Tcl documentation conventions

**Designer Tcl Command Reference** 



# list\_disable\_timings

Tcl command; returns the list of disable timing constraints for the current scenario.

list\_disable\_timings

Arguments

None

**Supported Families** 

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

list\_disable\_timings

#### See Also

**Designer Tcl Command Reference** 

# list\_false\_paths

Tcl command; returns details about all of the false paths in the current timing constraint scenario.

list\_false\_paths

#### **Arguments**

None

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

puts [list\_false\_paths]

#### See Also

set\_false\_path
remove\_false\_path

Tcl documentation conventions

**Designer Tcl Command Reference** 

# list\_generated\_clocks

Tcl command; returns details about all of the generated clock constraints in the current timing constraint scenario.

list\_generated\_clocks

#### **Arguments**

None

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.



#### **Examples**

puts [list\_generated\_clocks]

#### See Also

create\_generated\_clock
remove\_generated\_clock
Tcl documentation conventions
Designer Tcl Command Reference

# list\_input\_delays

Tcl command; returns details about all of the input delay constraints in the current timing constraint scenario.

list\_input\_delays

### **Arguments**

None

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

puts [list\_input\_delays]

#### See Also

set\_input\_delay
remove\_input\_delay
Tcl documentation conventions
Designer Tcl Command Reference

# list\_max\_delays

Tcl command; returns details about all of the maximum delay constraints in the current timing constraint scenario.

list\_max\_delays

#### **Arguments**

None

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

puts [list\_max\_delays]

#### See Also

set\_max\_delay
remove\_max\_delay



<u>Tcl documentation conventions</u>

<u>Designer Tcl Command Reference</u>

# list\_min\_delays

Tcl command; returns details about all of the minimum delay constraints in the current timing constraint scenario.

list\_min\_delays

#### **Arguments**

None

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

```
puts [list_min_delays]
```

#### See Also

set\_min\_delay
remove\_min\_delay

<u>Tcl documentation conventions</u>

**Designer Tcl Command Reference** 

# list\_multicycle\_paths

Tcl command; returns details about all of the multicycle paths in the current timing constraint scenario.

list\_multicycle\_paths

#### **Arguments**

None

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

puts [list\_multicycle\_paths]

#### See Also

set\_multicycle\_path
remove\_multicycle\_path

Tcl documentation conventions

**Designer Tcl Command Reference** 



# list\_objects

Tcl command; returns a list of object matching the parameter. Objects can be nets, pins, ports, clocks or instances.

list\_objects <object>

#### **Arguments**

Any timing constraint parameter.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

The following example lists all the inputs in your design:

list\_objects [all\_inputs]

You can also use wildcards to filter your list, as in the following command:

list\_objects [get\_ports a\*]

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

# list\_output\_delays

Tcl command; returns details about all of the output delay constraints in the current timing constraint scenario.

list\_output\_delays

#### **Arguments**

None

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

puts [list\_output\_delays]

#### See Also

set\_output\_delay

remove\_output\_delay

Tcl documentation conventions

**Designer Tcl Command Reference** 

# list\_scenarios

Tcl command; returns a list of names of all of the available timing scenarios.

list\_scenarios



#### **Arguments**

None

#### **Supported Families**

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

#### **Examples**

list\_scenarios

#### See Also

get\_current\_scenario

Tcl documentation conventions

**Designer Tcl Command Reference** 

## remove clock

Tcl command; removes the specified clock constraint from the current timing scenario.

```
remove_clock -name clock_name | -id constraint_ID
```

#### **Arguments**

-name clock\_name

Specifies the name of the clock constraint to remove from the current scenario. You must specify either a clock name or an ID.

```
-id constraint_ID
```

Specifies the ID of the clock constraint to remove from the current scenario. You must specify either an ID or a clock name that exists in the current scenario.

### **Supported Families**

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

## **Description**

Removes the specified clock constraint from the current scenario. If the specified name does not match a clock constraint in the current scenario, or if the specified ID does not refer to a clock constraint, this command fails.

Do not specify both the name and the ID.

## **Exceptions**

You cannot use wildcards when specifying a clock name.

### **Examples**

The following example removes the clock constraint named "my\_user\_clock":

```
remove_clock -name my_user_clock
```

The following example removes the clock constraint using its ID:

```
set clockId [create_clock -name my_user_clock -period 2]
remove_clock -id $clockId
```

#### See Also

create\_clock



Tcl Command Documentation Conventions

Designer Tcl Command Reference

## remove\_clock\_latency

Tcl command; removes a clock source latency from the specified clock and from all edges of the clock.

```
remove_clock_latency {-source clock_name_or_source | -id constraint_ID}
```

### **Arguments**

```
-source clock_name_or_source
```

Specifies either the clock name or source name of the clock constraint from which to remove the clock source latency. You must specify either a clock or source name or its constraint ID.

```
-id constraint_ID
```

Specifies the ID of the clock constraint to remove from the current scenario. You must specify either a clock or source name or its constraint ID.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Description**

Removes a clock source latency from the specified clock in the current scenario. If the specified source does not match a clock with a latency constraint in the current scenario, or if the specified ID does not refer to a clock with a latency constraint, this command fails.

Do not specify both the source and the ID.

### **Exceptions**

You cannot use wildcards when specifying a clock name.

#### **Examples**

The following example removes the clock source latency from the specified clock.

```
remove_clock_latency -source my_clock
```

#### See Also

set\_clock\_latency

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# remove\_clock\_uncertainty

Tcl command; removes a clock-to-clock uncertainty from the current timing scenario by specifying either its exact arguments or its ID.

```
remove_clock_uncertainty -from | -rise_from | -fall_from from_clock_list -to | -rise_to | -
fall_to to_clock_list -setup {value} -hold {value}
remove_clock_uncertainty -id constraint_ID
```

### **Arguments**

-from



Specifies that the clock-to-clock uncertainty applies to both rising and falling edges of the source clock list. Only one of the <code>-from</code>, <code>-rise\_from</code>, or <code>-fall\_from</code> arguments can be specified for the constraint to be valid.

```
-rise_from
```

Specifies that the clock-to-clock uncertainty applies only to rising edges of the source clock list. Only one of the -from,  $-\texttt{rise\_from}$ , or  $-\texttt{fall\_from}$  arguments can be specified for the constraint to be valid.

```
-fall_from
```

Specifies that the clock-to-clock uncertainty applies only to falling edges of the source clock list. Only one of the <code>-from</code>, <code>-rise\_from</code>, or <code>-fall\_from</code> arguments can be specified for the constraint to be valid.

```
from_clock_list
```

Specifies the list of clock names as the uncertainty source.

- t.c

Specifies that the clock-to-clock uncertainty applies to both rising and falling edges of the destination clock list. Only one of the -to,  $-rise_to$ , or  $-fall_to$  arguments can be specified for the constraint to be valid.

```
-rise_to
```

Specifies that the clock-to-clock uncertainty applies only to rising edges of the destination clock list. Only one of the -to,  $-rise_to$ , or  $-fall_to$  arguments can be specified for the constraint to be valid.

```
-fall_to
```

Specifies that the clock-to-clock uncertainty applies only to falling edges of the destination clock list. Only one of the -to, -rise\_to, or -fall\_to arguments can be specified for the constraint to be valid.

```
to_clock_list
```

Specifies the list of clock names as the uncertainty destination.

```
-setup
```

Specifies that the uncertainty applies only to setup checks. If none or both -setup and -hold are present, the uncertainty applies to both setup and hold checks.

```
-hold
```

Specifies that the uncertainty applies only to hold checks. If none or both -setup and -hold are present, the uncertainty applies to both setup and hold checks.

```
-id constraint_ID
```

Specifies the ID of the clock constraint to remove from the current scenario. You must specify either the exact parameters to set the constraint or its constraint ID.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

Removes a clock-to-clock uncertainty from the specified clock in the current scenario. If the specified arguments do not match clocks with an uncertainty constraint in the current scenario, or if the specified ID does not refer to a clock-to-clock uncertainty constraint, this command fails.

Do not specify both the exact arguments and the ID.

#### **Examples**

```
remove_clock_uncertainty -from Clk1 -to Clk2
remove_clock_uncertainty -from Clk1 -fall_to { Clk2 Clk3 } -setup
remove_clock_uncertainty 4.3 -fall_from { Clk1 Clk2 } -rise_to *
remove_clock_uncertainty 0.1 -rise_from [ get_clocks { Clk1 Clk2 } ] -fall_to { Clk3 Clk4 } -setup
remove_clock_uncertainty 5 -rise_from Clk1 -to [ get_clocks {*} ]
remove_clock_uncertainty -id $clockId
```



#### See Also

remove\_clock
remove\_generated\_clock
set\_clock\_uncertainty
Designer Tcl Command Reference

## remove\_disable\_timing

Tcl command; removes a disable timing constraint by specifying its arguments, or its ID. If the arguments do not match a disable timing constraint, or if the ID does not refer to a disable timing constraint, the command fails.

```
remove_disable_timing -from value -to value name -id name
```

### **Arguments**

```
-from from_port
```

Specifies the starting port. The –from and –to arguments must either both be present or both omitted for the constraint to be valid.

```
-to to_port
```

Specifies the ending port. The –from and –to arguments must either both be present or both omitted for the constraint to be valid.

name

Specifies the cell name where the disable timing constraint will be removed. It is an error to supply both a cell name and a constraint ID, as they are mutually exclusive. No wildcards are allowed when specifying a clock name, either alone or in an accessor command1.

```
-id name
```

Specifies the constraint name where the disable timing constraint will be removed. It is an error to supply both a cell name and a constraint ID, as they are mutually exclusive. No wildcards are allowed when specifying a clock name, either alone or in an accessor command1.

## **Supported Families**

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

## **Example**

```
remove_disable_timing -from port1 -to port2 -id new_constraint 

Designer Tcl Command Reference
```

# remove\_false\_path

Tcl command; removes a false path from the current timing scenario by specifying either its exact arguments or its ID.

```
remove_false_path [-from from_list] [-to to_list] [-through through_list] [-id constraint_ID]
remove_false_path -id constraint_ID
```

### **Arguments**

```
-{\tt from}~{\it from\_list}
```

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

```
-through through_list
```



Specifies a list of pins, ports, cells, or nets through which the disabled paths must pass.

```
-to to list
```

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

```
-id constraint_ID
```

Specifies the ID of the false path constraint to remove from the current scenario. You must specify either the exact false path to remove or the constraint ID that refers to the false path constraint to remove.

### Supported Families

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

Removes a false path from the specified clock in the current scenario. If the arguments do not match a false path constraint in the current scenario, or if the specified ID does not refer to a false path constraint, this command fails.

Do not specify both the false path arguments and the constraint ID.

#### **Exceptions**

You cannot use wildcards when specifying a clock name, either alone or in an Accessor command such as get\_pins or get\_ports.

## **Examples**

The following example specifies all false paths to remove:

```
remove_false_path -through U0/U1:Y
```

The following example removes the false path constraint using its id:

```
set fpId [set_false_path -from [get_clocks c*] -through {topx/reg/*} -to [get_ports
out15] ]
remove_false_path -id $fpId
```

#### See Also

```
set_false_path
```

Tcl Command Documentation Conventions

**Designer Tcl Command Reference** 

# remove\_generated\_clock

Tcl command; removes the specified generated clock constraint from the current scenario.

```
remove_generated_clock {-name clock_name | -id constraint_ID }
```

#### **Arguments**

```
-name clock_name
```

Specifies the name of the generated clock constraint to remove from the current scenario. You must specify either a clock name or an ID.

```
-id constraint_ID
```

Specifies the ID of the generated clock constraint to remove from the current scenario. You must specify either an ID or a clock name that exists in the current scenario.



#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

Removes the specified generated clock constraint from the current scenario. If the specified name does not match a generated clock constraint in the current scenario, or if the specified ID does not refer to a generated clock constraint, this command fails.

Do not specify both the name and the ID.

### **Exceptions**

You cannot use wildcards when specifying a generated clock name.

#### **Examples**

The following example removes the generated clock constraint named "my\_user\_clock":

```
remove_generated_clock -name my_user_clock
```

#### See Also

create\_generated\_clock

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

## remove\_input\_delay

Tcl command; removes an input delay a clock on a port by specifying both the clocks and port names or the ID of the input\_delay constraint to remove.

```
remove_input_delay -clock clock_name port_pin_list
remove_input_delay -id constraint_ID
```

### **Arguments**

-clock clock\_name

Specifies the clock name to which the specified input delay value is assigned.

```
port_pin_list
```

Specifies the port names to which the specified input delay value is assigned.

```
-id constraint_ID
```

Specifies the ID of the clock with the input\_delay value to remove from the current scenario. You must specify either both a clock name and list of port names or the input\_delay constraint ID.

## Supported Families

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Description**

Removes an input delay from the specified clocks and port in the current scenario. If the clocks and port names do not match an input delay constraint in the current scenario, or if the specified ID does not refer to an input delay constraint, this command fails.

Do not specify both the clock and port names and the constraint ID.

## **Exceptions**

You cannot use wildcards when specifying a clock name, either alone or in an accessor command.



#### **Examples**

The following example removes the input delay from CLK1 on port data1:

```
remove_input_delay -clock [get_clocks CLK1] [get_ports data1]
```

#### See Also

set\_input\_delay

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

## remove\_max\_delay

Tcl command; removes a maximum delay constraint from the current timing scenario by specifying either its exact arguments or its ID.

```
remove_max_delay [-from from_list] [-to to_list] [-through through_list]
remove_max_delay -id constraint_ID
```

### **Arguments**

```
-from from_list
```

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

```
-through through_list
```

Specifies a list of pins, ports, cells, or nets through which the disabled paths must pass.

```
-to to_list
```

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

```
-id constraint_ID
```

Specifies the ID of the maximum delay constraint to remove from the current scenario. You must specify either the exact maximum delay arguments to remove or the constraint ID that refers to the maximum delay constraint to remove.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Description**

Removes a maximum delay value from the specified clock in the current scenario. If the arguments do not match a maximum delay constraint in the current scenario, or if the specified ID does not refer to a maximum delay constraint, this command fails.

Do not specify both the maximum delay arguments and the constraint ID.

#### **Exceptions**

You cannot use wildcards when specifying a clock name, either alone or in an Accessor command.

### **Examples**

The following example specifies a range of maximum delay constraints to remove:

```
remove_max_delay -through U0/U1:Y
```

#### See Also

set\_max\_delay



Tcl Command Documentation Conventions
Designer Tcl Command Reference

## remove\_min\_delay

Tcl command; removes a minimum delay constraint in the current timing scenario by specifying either its exact arguments or its ID.

```
remove_min_delay [-from from_list] [-to to_list] [-through through_list]
remove_min_delay -id constraint_ID
```

### **Arguments**

```
-from from_list
```

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

```
-through through_list
```

Specifies a list of pins, ports, cells, or nets through which the disabled paths must pass.

```
-toto_list
```

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

```
-id constraint_ID
```

Specifies the ID of the minimum delay constraint to remove from the current scenario. You must specify either the exact minimum delay arguments to remove or the constraint ID that refers to the minimum delay constraint to remove.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### Description

Removes a minimum delay value from the specified clock in the current scenario. If the arguments do not match a minimum delay constraint in the current scenario, or if the specified ID does not refer to a minimum delay constraint, this command fails.

Do not specify both the minimum delay arguments and the constraint ID.

#### **Exceptions**

You cannot use wildcards when specifying a clock name, either alone or in an accessor command.

#### **Examples**

The following example specifies a range of minimum delay constraints to remove:

```
remove min delay -through U0/U1:Y
```

#### See Also

set\_min\_delay

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# remove\_multicycle\_path

Tcl command; removes a multicycle path constraint in the current timing scenario by specifying either its exact arguments or its ID.



```
remove_multicycle_path [-from from_list] [-to to_list] [-through through_list]
remove multicycle_path -id constraint_ID
```

#### **Arguments**

```
-from from_list
```

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

```
-through through_list
```

Specifies a list of pins, ports, cells, or nets through which the disabled paths must pass.

```
-toto_list
```

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

```
-id constraint_ID
```

Specifies the ID of the multicycle path constraint to remove from the current scenario. You must specify either the exact multicycle path arguments to remove or the constraint ID that refers to the multicycle path constraint to remove.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### Description

Removes a multicycle path from the specified clock in the current scenario. If the arguments do not match a multicycle path constraint in the current scenario, or if the specified ID does not refer to a multicycle path constraint, this command fails.

Do not specify both the multicycle path arguments and the constraint ID.

#### **Exceptions**

You cannot use wildcards when specifying a clock name, either alone or in an accessor command.

### **Examples**

The following example removes all paths between reg1 and reg2 to 3 cycles for setup check.

```
remove_multicycle_path -from [get_pins {reg1}] -to [get_pins {reg2}]
```

#### See Also

```
set_multicycle_path
```

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

## remove\_output\_delay

Tcl command; removes an ouput delay by specifying both the clocks and port names or the ID of the output delay constraint to remove.

```
remove_output_delay -clock clock_name port_pin_list
remove_output_delay -id constraint_ID
```

### **Arguments**

-clock clock\_name



Specifies the clock name to which the specified output delay value is assigned.

port\_pin\_list

Specifies the port names to which the specified output delay value is assigned.

-id constraint\_ID

Specifies the ID of the clock with the output\_delay value to remove from the current scenario. You must specify either both a clock name and list of port names or the output\_delay constraint ID .

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

Removes an output delay from the specified clocks and port in the current scenario. If the clocks and port names do not match an output delay constraint in the current scenario, or if the specified ID does not refer to an output delay constraint, this command fails.

Do not specify both the clock and port names and the constraint ID.

### **Exceptions**

You cannot use wildcards when specifying a clock name, either alone or in an accessor command.

#### **Examples**

The following example removes the output delay from CLK1 on port out1:

remove\_output\_delay -clock [get\_clocks CLK1] [get\_ports out1]

#### See Also

set\_output\_delay

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

## rename\_scenario

Tcl command; renames the specified timing scenario with the new name provided. You must provide a unique new name (that is, it cannot already be used by another timing scenario).

rename\_scenario oldname -new newname

#### **Arguments**

oldname

Specifies the current name of the timing scenario.

-new newname

Specifies the new name to give to the timing scenario.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

This command changes the name of the timing scenario in the list of scenarios.

#### **Example**

rename\_scenario\_scenario\_A -new scenario\_B



#### See Also

create\_scenario
delete\_scenario

Tcl documentation conventions

**Designer Tcl Command Reference** 

## report

The report command provides you with frequently-used information in a convenient format.

You can generate several different types of reports using this command, including:

- report (Status)
- report (Timing) for SmartFusion2, SmartFusion, IGLOO, ProASIC3, Fusion families
- report (Timing violations) for SmartFusion2, SmartFusion, IGLOO, ProASIC3, Fusion families
- report (Pin)
- report (Flip-flop)
- report (I/O Bank)
- report (Global Usage)
- report (Power)

## set\_clock\_latency

Tcl command; defines the delay between an external clock source and the definition pin of a clock within SmartTime.

set\_clock\_latency -source [-rise][-fall][-early][-late] delay clock

#### **Arguments**

-source

Specifies the source latency on a clock pin, potentially only on certain edges of the clock.

-rise

Specifies the edge for which this constraint will apply. If neither or both rise are passed, the same latency is applied to both edges.

-fall

Specifies the edge for which this constraint will apply. If neither or both rise are passed, the same latency is applied to both edges.

-invert

Specifies that the generated clock waveform is inverted with respect to the reference clock.

-late

Optional. Specifies that the latency is late bound on the latency. The appropriate bound is used to provide the most pessimistic timing scenario. However, if the value of "-late" is less than the value of "-early", optimistic timing takes place which could result in incorrect analysis. If neither or both "-early" and "-late" are provided, the same latency is used for both bounds, which results in the latency having no effect for single clock domain setup and hold checks.

-early

Optional. Specifies that the latency is early bound on the latency. The appropriate bound is used to provide the most pessimistic timing scenario. However, if the value of "-late" is less than the value of "-early", optimistic timing takes place which could result in incorrect analysis. If neither or both "-early" and "-late" are provided, the same latency is used for both bounds, which results in the latency having no effect for single clock domain setup and hold checks.



delay

Specifies the latency value for the constraint.

clock

Specifies the clock to which the constraint is applied. This clock must be constrained.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

Clock source latency defines the delay between an external clock source and the definition pin of a clock within SmartTime. It behaves much like an input delay constraint. You can specify both an "early" delay and a "late" delay for this latency, providing an uncertainty which SmartTime propagates through its calculations. Rising and falling edges of the same clock can have different latencies. If only one value is provided for the clock source latency, it is taken as the exact latency value, for both rising and falling edges.

### **Examples**

The following example sets an early clock source latency of 0.4 on the rising edge of main\_clock. It also sets a clock source latency of 1.2, for both the early and late values of the falling edge of main\_clock. The late value for the clock source latency for the falling edge of main\_clock remains undefined.

```
set_clock_latency -source -rise -early 0.4 { main_clock }
set_clock_latency -source -fall 1.2 { main_clock }
```

#### See Also

create\_clock

create\_generated\_clock

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# set clock to output

SDC command; defines the timing budget available inside the FPGA for an output relative to a clock.

```
set_clock_to_output delay_value -clock clock_ref [-max] [-min] output_list
```

#### **Arguments**

```
delay_value
```

Specifies the clock to output delay in nanoseconds. This time represents the amount of time available inside the FPGA between the active clock edge and the data change at the output port.

```
-clock clock_ref
```

Specifies the reference clock to which the specified clock to output is related. This is a mandatory argument.

```
-max
```

Specifies that <u>delay\_value</u> refers to the maximum clock to output at the specified output. If you do not specify –max or –min options, the tool assumes maximum and minimum clock to output delays to be equal.

```
-min
```

Specifies that <code>delay\_value</code> refers to the minimum clock to output at the specified output. If you do not specify <code>-max</code> or <code>-min</code> options, the tool assumes maximum and minimum clock to output delays to be equal.

```
output_list
```



Provides a list of output ports in the current design to which delay\_value is assigned. If you need to specify more than one object, enclose the objects in braces ({}).

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

# set\_clock\_uncertainty

Tcl command; specifies a clock-to-clock uncertainty between two clocks (from and to) and returns the ID of the created constraint if the command succeeded.

```
set_clock_uncertainty uncertainty -from | -rise_from | -fall_from from_clock_list -to | -
rise_to | -fall_to to_clock_list -setup {value} -hold {value}
```

### **Arguments**

#### uncertainty

Specifies the time in nanoseconds that represents the amount of variation between two clock edges.

-from

Specifies that the clock-to-clock uncertainty applies to both rising and falling edges of the source clock list. Only one of the <code>-from</code>, <code>-rise\_from</code>, or <code>-fall\_from</code> arguments can be specified for the constraint to be valid.

```
-rise_from
```

Specifies that the clock-to-clock uncertainty applies only to rising edges of the source clock list. Only one of the <code>-from</code>, <code>-rise\_from</code>, or <code>-fall\_from</code> arguments can be specified for the constraint to be valid.

```
-fall_from
```

Specifies that the clock-to-clock uncertainty applies only to falling edges of the source clock list. Only one of the <code>-from</code>, <code>-rise from</code>, or <code>-fall from</code> arguments can be specified for the constraint to be valid.

```
from_clock_list
```

Specifies the list of clock names as the uncertainty source.

-tc

Specifies that the clock-to-clock uncertainty applies to both rising and falling edges of the destination clock list. Only one of the -to,  $-rise_to$ , or  $-fall_to$  arguments can be specified for the constraint to be valid.

```
-rise_to
```

Specifies that the clock-to-clock uncertainty applies only to rising edges of the destination clock list. Only one of the -to,  $-rise\_to$ , or  $-fall\_to$  arguments can be specified for the constraint to be valid.

```
-fall_to
```

Specifies that the clock-to-clock uncertainty applies only to falling edges of the destination clock list. Only one of the -to, -rise\_to, or -fall\_to arguments can be specified for the constraint to be valid.

```
to_clock_list
```

Specifies the list of clock names as the uncertainty destination.

```
-setup
```

Specifies that the uncertainty applies only to setup checks. If none or both -setup and -hold are present, the uncertainty applies to both setup and hold checks.

```
-hold
```

Specifies that the uncertainty applies only to hold checks. If none or both -setup and -hold are present, the uncertainty applies to both setup and hold checks.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.



#### **Description**

The set\_clock\_uncertainty command sets the timing uncertainty between two clock waveforms or maximum clock skew. Timing between clocks have no uncertainty unless you specify it.

### **Examples**

```
set_clock_uncertainty 10 -from Clk1 -to Clk2
set_clock_uncertainty 0 -from Clk1 -fall_to { Clk2 Clk3 } -setup
set_clock_uncertainty 4.3 -fall_from { Clk1 Clk2 } -rise_to *
set_clock_uncertainty 0.1 -rise_from [ get_clocks { Clk1 Clk2 } ] -fall_to { Clk3 Clk4 } -setup
set_clock_uncertainty 5 -rise_from Clk1 -to [ get_clocks {*} ]
```

#### See Also

create\_clock
create\_generated\_clock
remove\_clock\_uncertainty
Designer Tcl Command Reference

# set\_current\_scenario

Tcl command; specifies the timing scenario for the Timing Analyzer to use. All commands that follow this command will apply to the specified timing scenario.

```
set_current_scenario name
```

### **Arguments**

name

Specifies the name of the timing scenario to which to apply all commands from this point on.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Description**

A timing scenario is a set of timing constraints used with a design. If the specified scenario is already the current one, this command has no effect.

After setting the current scenario, constraints can be listed, added, or removed, the checker can be invoked on the set of constraints, and so on.

This command uses the specified timing scenario to compute timing analysis.

## **Example**

```
set_current_scenario scenario_A
```

#### See Also

get\_current\_scenario

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 



# set\_disable\_timing

Tcl command; disables timing arcs within a cell and returns the ID of the created constraint if the command succeeded.

set\_disable\_timing -from value -to value name

#### **Arguments**

-from from\_port

Specifies the starting port. The –from and –to arguments must either both be present or both omitted for the constraint to be valid.

-to to\_port

Specifies the ending port. The –from and –to arguments must either both be present or both omitted for the constraint to be valid.

name

Specifies the cell name where the timing arcs will be disabled.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

set\_disable\_timing -from A -to Y a2

#### See Also

<u>Tcl documentation conventions</u>

Designer Tcl Command Reference

# set\_external\_check

SDC command; defines the external setup and hold delays for an input relative to a clock.

set\_external\_check delay\_value -clock clock\_ref [-setup] [-hold] input\_list

#### **Arguments**

delay\_value

Specifies the external setup or external hold delay in nanoseconds. This time represents the amount of time available inside the FPGA for the specified input after a clock edge.

-clock clock\_ref

Specifies the reference clock to which the specified external check is related. This is a mandatory argument.

-setup Or -hold

Specifies that <code>delay\_value</code> refers to the setup/hold check at the specified input. This is a mandatory argument if <code>-hold</code> is not used. You must specify either the -setup or -hold option.

input\_list

Provides a list of input ports in the current design to which <code>delay\_value</code> is assigned. If you need to specify more than one object, enclose the objects in braces ({}).

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.



# set\_false\_path

Tcl command; identifies paths that are considered false and excluded from the timing analysis in the current timing scenario.

```
set_false_path [-from from_list] [-through through_list] [-to to_list]
```

#### **Arguments**

```
-from from_list
```

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

```
-through through_list
```

Specifies a list of pins, ports, cells, or nets through which the disabled paths must pass.

```
-to to list
```

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

The set\_false\_path command identifies specific timing paths as being false. The false timing paths are paths that do not propagate logic level changes. This constraint removes timing requirements on these false paths so that they are not considered during the timing analysis. The path starting points are the input ports or register clock pins, and the path ending points are the register data pins or output ports. This constraint disables setup and hold checking for the specified paths.

The false path information always takes precedence over multiple cycle path information and overrides maximum delay constraints. If more than one object is specified within one -through option, the path can pass through any objects.

You must specify at least one of the -from, -to, or -through arguments for this constraint to be valid.

#### **Examples**

The following example specifies all paths from clock pins of the registers in clock domain clk1 to data pins of a specific register in clock domain clk2 as false paths:

```
set_false_path -from [get_clocks {clk1}] -to reg_2:D
```

The following example specifies all paths through the pin U0/U1:Y to be false:

```
set_false_path -through U0/U1:Y
```

#### See Also

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# set\_input\_delay

Tcl command; creates an input delay on a port list by defining the arrival time of an input relative to a clock in the current scenario.

```
set_input_delay delay_value -clock clock_ref [-max] [-min] [-clock_fall] input_list
```

#### **Arguments**

delay\_value



Specifies the arrival time in nanoseconds that represents the amount of time for which the signal is available at the specified input after a clock edge.

-clock clock\_ref

Specifies the clock reference to which the specified input delay is related. This is a mandatory argument. If you do not specify -max or -min options, the tool assumes the maximum and minimum input delays to be equal.



-max

Specifies that delay\_value refers to the longest path arriving at the specified input. If you do not specify max or -min options, the tool assumes maximum and minimum input delays to be equal.

```
-min
```

Specifies that delay\_value refers to the shortest path arriving at the specified input. If you do not specify max or -min options, the tool assumes maximum and minimum input delays to be equal.

```
-clock_fall
```

Specifies that the delay is relative to the falling edge of the clock reference. The default is the rising edge. input\_list

Provides a list of input ports in the current design to which delay\_value is assigned. If you need to specify more than one object, enclose the objects in braces ({}).

#### Supported Families

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.and IGLOOe, except ProASIC3 nano and ProASIC3L

### **Description**

The set\_input\_delay command sets input path delays on input ports relative to a clock edge. This usually represents a combinational path delay from the clock pin of a register external to the current design. For in/out (bidirectional) ports, you can specify the path delays for both input and output modes. The tool adds input delay to path delay for paths starting at primary inputs.

A clock is a singleton that represents the name of a defined clock constraint. This can be:

- a single port name used as source for a clock constraint
- a single pin name used as source for a clock constraint; for instance reg1:CLK. This name can be hierarchical (for instance toplevel/block1/reg2:CLK)
- an object accessor that will refer to one clock: [get\_clocks {clk}]

#### **Examples**

The following example sets an input delay of 1.2ns for port data1 relative to the rising edge of CLK1:

```
set_input_delay 1.2 -clock [get_clocks CLK1] [get_ports data1]
```

The following example sets a different maximum and minimum input delay for port IN1 relative to the falling edge of CLK2:

```
set_input_delay 1.0 -clock_fall -clock CLK2 -min {IN1}
set_input_delay 1.4 -clock_fall -clock CLK2 -max {IN1}
```

#### See Also

set\_output\_delay

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# set\_max\_delay

Tcl command; specifies the maximum delay for the timing paths in the current scenario.

```
set_max_delay delay_value [-from from_list] [-to to_list] [-through through_list]
```

### **Arguments**

delay\_value

Specifies a floating point number in nanoseconds that represents the required maximum delay value for specified paths.



- If the path starting point is on a sequential device, the tool includes clock skew in the computed delay.
- If the path starting point has an input delay specified, the tool adds that delay value to the path delay.
- If the path ending point is on a sequential device, the tool includes clock skew and library setup time in the computed delay.
- If the ending point has an output delay specified, the tool adds that delay to the path delay.

```
-from from_list
```

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

```
-to to list
```

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

```
-through through_list
```

Specifies a list of pins, ports, cells, or nets through which the timing paths must pass.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

This command specifies the required maximum delay for timing paths in the current design. The path length for any startpoint in from\_list to any endpoint in to\_list must be less than delay\_value.

The timing engine automatically derives the individual maximum delay targets from clock waveforms and port input or output delays.

The maximum delay constraint is a timing exception. This constraint overrides the default single cycle timing relationship for one or more timing paths. This constraint also overrides a multicycle path constraint.

You must specify at least one of the -from, -to, or -through arguments for this constraint to be valid.

### **Examples**

The following example sets a maximum delay by constraining all paths from ff1a:CLK or ff1b:CLK to ff2e:D with a delay less than 5 ns:

```
set_max_delay 5 -from {ff1a:CLK ff1b:CLK} -to {ff2e:D}
```

The following example sets a maximum delay by constraining all paths to output ports whose names start by "out" with a delay less than 3.8 ns:

```
set_max_delay 3.8 -to [get_ports out*]
```

#### See Also

```
set_min_delay
remove_max_delay
```

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# set min delay

Tcl command; specifies the minimum delay for the timing paths in the current scenario.

```
set_min_delay delay_value [-from from_list] [-to to_list] [-through through_list]
```



#### **Arguments**

delay\_value

Specifies a floating point number in nanoseconds that represents the required minimum delay value for specified paths.

- If the path starting point is on a sequential device, the tool includes clock skew in the computed delay.
- If the path starting point has an input delay specified, the tool adds that delay value to the path delay.
- If the path ending point is on a sequential device, the tool includes clock skew and library setup time in the computed delay.
- If the ending point has an output delay specified, the tool adds that delay to the path delay.

```
-from from\_list
```

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

```
-to to list
```

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

```
-through through_list
```

Specifies a list of pins, ports, cells, or nets through which the timing paths must pass.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Description**

This command specifies the required minimum delay for timing paths in the current design. The path length for any startpoint in from list to any endpoint in to list must be less than delay value.

The timing engine automatically derives the individual minimum delay targets from clock waveforms and port input or output delays.

The minimum delay constraint is a timing exception. This constraint overrides the default single cycle timing relationship for one or more timing paths. This constraint also overrides a multicycle path constraint.

You must specify at least one of the -from, -to, or -through arguments for this constraint to be valid.

#### **Examples**

The following example sets a minimum delay by constraining all paths from ff1a:CLK or ff1b:CLK to ff2e:D with a delay less than 5 ns:

```
set_min_delay 5 -from {ffla:CLK ff1b:CLK} -to {ff2e:D}
```

The following example sets a minimum delay by constraining all paths to output ports whose names start by "out" with a delay less than 3.8 ns:

```
set_min_delay 3.8 -to [get_ports out*]
```

#### See Also

set\_max\_delay
remove\_min\_delay

Tcl Command Documentation Conventions

**Designer Tcl Command Reference** 



# set\_multicycle\_path

Tcl command; defines a path that takes multiple clock cycles in the current scenario.

```
set_multicycle_path ncycles [-setup] [-hold] [-from from_list[-through through_list[-to
to_list
```

#### **Arguments**

#### ncycles

Specifies an integer value that represents a number of cycles the data path must have for setup or hold check. The value is relative to the starting point or ending point clock, before data is required at the ending point.

```
-setup
```

Optional. Applies the cycle value for the setup check only. This option does not affect the hold check. The default hold check will be applied unless you have specified another set\_multicycle\_path command for the hold value.

```
-hold
```

Optional. Applies the cycle value for the hold check only. This option does not affect the setup check.

Note: If you do not specify "-setup" or "-hold", the cycle value is applied to the setup check and the default hold check is performed (ncycles -1).

```
-from from_list
```

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

```
-through through_list
```

Specifies a list of pins or ports through which the multiple cycle paths must pass.

```
-to to_list
```

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

### Supported Families

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

#### **Description**

Setting multiple cycle paths constraint overrides the single cycle timing relationships between sequential elements by specifying the number of cycles that the data path must have for setup or hold checks. If you change the multiplier, it affects both the setup and hold checks.

False path information always takes precedence over multiple cycle path information. A specific maximum delay constraint overrides a general multiple cycle path constraint.

If you specify more than one object within one -through option, the path passes through any of the objects.

You must specify at least one of the -from, -to, or -through arguments for this constraint to be valid.

#### **Exceptions**

Multiple priority management is not supported in Microsemi SoC designs. All multiple cycle path constraints are handled with the same priority.

## **Examples**

The following example sets all paths between reg1 and reg2 to 3 cycles for setup check. Hold check is measured at the previous edge of the clock at reg2.

```
set_multicycle_path 3 -from [get_pins {reg1}] -to [get_pins {reg2}]
```



The following example specifies that four cycles are needed for setup check on all paths starting at the registers in the clock domain ck1. Hold check is further specified with two cycles instead of the three cycles that would have been applied otherwise.

```
set_multicycle_path 4 -setup -from [get_clocks {ck1}]
set_multicycle_path 2 -hold -from [get_clocks {ck1}]
```

#### See Also

remove\_multicycle\_path

**Tcl Command Documentation Conventions** 

**Designer Tcl Command Reference** 

# set\_output\_delay

Tcl command; defines the output delay of an output relative to a clock in the current scenario.

```
set_output_delay [-max] [-min] delay_value -clock clock_ref [-clock_fall] output_list
```

### **Arguments**

-max

Specifies that delay\_value refers to the longest path from the specified output. If you do not specify -max or -min options, the tool assumes the maximum and minimum output delays to be equal.

-min

Specifies that delay\_value refers to the shortest path from the specified output. If you do not specify -max or -min options, the tool assumes the maximum and minimum output delays to be equal.

```
delay_value
```

Specifies the amount of time before a clock edge for which the signal is required. This represents a combinational path delay to a register outside the current design plus the library setup time (for maximum output delay) or hold time (for minimum output delay).

```
-clock clock_ref
```

Specifies the clock reference to which the specified output delay is related. This is a mandatory argument. If you do not specify -max or -min options, the tool assumes the maximum and minimum input delays to be equal.

```
-clock_fall
```

Specifies that the delay is relative to the falling edge of the clock reference. The default is the rising edge.

```
output_list
```

Provides a list of output ports in the current design to which delay\_value is assigned. If you need to specify more than one object, enclose the objects in braces ({}).

## Supported Families

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Description**

The set\_output\_delay command sets output path delays on output ports relative to a clock edge. Output ports have no output delay unless you specify it. For in/out (bidirectional) ports, you can specify the path delays for both input and output modes. The tool adds output delay to path delay for paths ending at primary outputs.

## **Examples**

The following example sets an output delay of 1.2ns for port OUT1 relative to the rising edge of CLK1:

```
set_output_delay 1.2 -clock [get_clocks CLK1] [get_ports OUT1]
```



The following example sets a different maximum and minimum output delay for port OUT1 relative to the falling edge of CLK2:

```
set_output_delay -min {OUT1} 1.0 -clock_fall -clock CLK2
set_output_delay -max {OUT1} 1.4 -clock_fall -clock CLK2
```

#### See Also

remove\_output\_delay
set\_input\_delay

Tcl Command Documentation Conventions

**Designer Tcl Command Reference** 

## st commit

Tcl command; saves the changes made in SmartTime to the design (.adb) file

```
st_commit
```

#### **Arguments**

None

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

st\_commit

#### See Also

st\_restore

Tcl documentation conventions

**Designer Tcl Command Reference** 

### st\_create\_set

Tcl command; creates a set of paths to be analyzed. Use the arguments to specify which paths to include. To create a set that is a subset of a clock domain, specify it with <code>-clock</code> and <code>-type</code>. To create a set that is a subset of an inter-clock domain set, specify it with <code>-source\_clock</code> and <code>-sink\_clock</code>. To create a set that is a subset (filter) of an existing named set, specify the set to be filtered with <code>-from\_set</code>.

To create a set that is not derived from an existing set, you must provide both the <code>-source pin\_list</code> and <code>-sinkpin\_list</code> derived. Otherwise, the <code>-source</code> and <code>-sink</code> arguments act as filters on the pins from the parent set. You must give each new set a unique name in the design.

```
st_create_set -name name
[-parent_set name ]
[-clockclock_id -type value ]
[-in_to_out]
[-source_clock clock_id -sink_clock clock_id]
[-source pin_list ] -sink pin_list ]
```

#### **Arguments**

-name *name* 

Specifies a unique name for the newly create path set.



-parent\_set name

Specifies the name of the set to filter.

```
-clock clock_id
```

Specifies that the set is to be a subset of the given clock domain. This argument is valid only if you also specify the -type argument.

```
-type value
```

Specifies the predefined set type on which to base the new path set. You can only use this argument with the -clock argument, not by itself.

Value	Description
reg_to_reg	Paths between registers in the design
async_to_reg	Paths from asynchronous pins to registers
reg_to_async	Paths from registers to asynchronous pins
external_recovery	The set of paths from inputs to asynchronous pins
external_removal	The set of paths from inputs to asynchronous pins
external_setup	Paths from input ports to registers
external_hold	Paths from input ports to registers
clock_to_out	Paths from registers to output ports

```
-in_to_out
```

Specifies that the set is based on the "Input to Output" set, which includes paths that start at input ports and end at output ports.

```
-source_clock clock_id
```

Specifies that the set will be a subset of an inter-clock domain set with the given source clock.

You can only use this option with the -sink\_clock option, not by itself.

```
-sink_clock clock_id
```

Specifies that the set will be a subset of an inter-clock domain set with the given sink clock.

You can only use this option with the -source\_clock option, not by itself.

```
-source pin_list
```

Specifies a filter on the source pins of the parent set. If you do not specify a parent set, this option filters all pins in the current design.

```
-sink pin_list
```

Specifies a filter on the sink pins of the parent set. If you do not specify a parent set, this option filters all pins in the current design.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

```
st_create_set -name { my_user_set } -source { C* } -sink { D* }
st_create_set -name { my_other_user_set } -from_set { my_user_set } -source { CL* }
st_create_set -name { adder } -clock { ALU_CLOCK } -type { REG_TO_REG } -sink { ADDER* }
```



```
st_create_set -name { another_set } -source_clock { EXTERN_CLOCK } -sink_clock {
MY_GEN_CLOCK }
st_create_set -name { some_p2p } -pin2pin -to { T* }
```

#### See Also

**Designer Tcl Command Reference** 

Tcl documentation conventions

st\_remove\_set

## st edit set

Tcl command; modifies the paths in a user set.

```
st_edit_set -name name
[-source pin_list ] [-sink pin_list ]
[-rename_to name ]
```

### **Arguments**

```
-name name
```

Specifies the name of the set to modify.

```
-source pin_list
```

If the set is a subset of another set, specifies a filter on the source pins from the parent set. Otherwise, this option specifies the source pins of the set.

```
-sink pin_list
```

If the set is a subset of another set, specifies a filter on the sink pins from the parent set. Otherwise, this option specifies the sink pins of the set.

```
-rename_to name
```

Specifies a new name for the set.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

```
st_edit_set -name { my_user_set} -rename_to { my_critical_pins }
st_edit_set -name { adder } -sink { ADD* }
```

#### See Also

<u>Designer Tcl Command Reference</u>

Tcl documentation conventions

st create set

st\_remove\_set

# st\_expand\_path

Tcl command; displays expanded path information (path details) for paths. The paths to be expanded are identified by the parameters required to display these paths with st\_list\_paths. For example, to expand the first path listed with st\_list\_paths -clock {MYCLOCK} -type {register\_to\_register}, use the command st\_expand\_path -clock {MYCLOCK} -type {register\_to\_register}. Path details contain the pin name, type, net name, cell name, operation, delay, total delay, and edge as well as the arrival time, required time, and slack. These details are the same as details available in the SmartTime Expanded Path window.



```
st_expand_path [-set name]
[-clock clock_id -type value]
[-in_to_out]
[-source_clock clock_id -sink_clock clock_id]
[-source pin_list] [-sink pin_list]
[-analysis value]
[-index list_of_indices]
[-format value]
```

#### **Arguments**

-set name

Displays a list of paths from the named set. You can either use the -set option to specify a set name, or use both -clock and -type to specify a set. A list of valid set names includes "in\_to\_out", as well as any user set names.

```
-clock clock id
```

Displays the set of paths belonging to the specified clock domain. You can either use this option along with -type to specify a set or use the -set option to specify the name of the set to display.

```
-in_to_out
```

Specifies that the paths should be from the set "Input to Output, which includes paths that start at input ports and end at output ports.

```
-type value
```

Specifies the type of paths in the clock domain to display in a list. You can only use this option with the clock option, not by itself. You can either use this option along with -clock to specify a set or use the -set option to specify a set name.

Value	Description
reg_to_reg	Paths between registers in the design
async_to_reg	Paths from asynchronous pins to registers
reg_to_asyn	Paths from registers to asynchronous pins
external_recovery	The set of paths from inputs to asynchronous pins
external_removal	The set of paths from inputs to asynchronous pins
external_setup	Paths from input ports to registers
	Paths from input ports to registers
clock_to_out	Paths from registers to output ports

```
-source_clock clock_id
```

Displays a list of timing paths for an inter-clock domain set belonging to the source clock specified. You can only use this option with the -sink\_clock option, not by itself.

```
-{\tt sink\_clock}~{\it clock\_id}
```

Displays a list of timing paths for an inter-clock domain set belonging to the sink clock specified. You can only use this option with the -source\_clock option, not by itself.

```
-source pin_list
```

Specifies a filter on the source pins of the paths to be listed.

```
-sink pin_list
```

Specifies a filter on the sink pins of the paths to be listed.



```
-analysis name
```

Specifies the analysis type for the paths to be listed. The following table shows the acceptable values for this argument:

Value	Description
maxdelay	Maximum delay analysis
mindelay	Minimum delay analysis

```
-index list_of_indices
```

Specifies which paths to display. The index starts at 1 and defaults to 1. Only values lower than the max\_paths option will be expanded.

```
-format value
```

Specifies the file format of the output. The following table shows the acceptable values for this argument:

Value	Description
text	ASCII text format
csv	Comma separated value fie format

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

```
Note: The following example returns a list of five paths:
```

```
st_expand_path -clock { myclock } -type {reg_to_reg }
st_expand_path -clock {myclock} -type {reg_to_reg} -index { 1 2 3 } -format text
```

#### See Also

**Designer Tcl Command Reference** 

Tcl documentation conventions

st list paths

# st\_list\_paths

Tcl command; displays the list of paths in the same tabular format shown in SmartTime.

```
st_list_paths [-set name ]
[-clock clock_id -type value ]
[-in_to_out]
[-source_clock clock_id -sink_clock clock_id]
[-source pin_list ] [-sink pin_list ]
[-analysis value ]
[-format value ]
```

#### **Arguments**

-set *name* 



Displays a list of paths from the named set. You can either use the –set option to specify a set name, or use both –clock and –type to specify a set. A list of valid set names includes "in\_to\_out", as well as any user set names.

-clock clock id

Displays the set of paths belonging to the specified clock domain. You can either use this option along with -type to specify a set or use the -set option to specify the name of the set to display.

-in\_to\_out

Specifies that the paths should be from the set "Input to Output", which includes paths that start at input ports and end at output ports.

-type value

Specifies the type of paths in the clock domain to display in a list. You can only use this option with the clock option, not by itself. You can either use this option along with -clock to specify a set or use the -set option to specify a set name.

Value	Description
reg_to_reg	Paths between registers in the design
async_to_reg	Paths from asynchronous pins to registers
reg_to_asyn	Paths from registers to asynchronous pins
external_recovery	The set of paths from inputs to asynchronous pins
external_removal	The set of paths from inputs to asynchronous pins
external_setup	Paths from input ports to registers
	Paths from input ports to registers
clock_to_out	Paths from registers to output ports

-source\_clock clock\_id

Displays a list of timing paths for an inter-clock domain set belonging to the source clock specified. You can only use this option with the -sink\_clock option, not by itself.

 $-\mathtt{sink\_clock} \ \, \textbf{clock\_id}$ 

Displays a list of timing paths for an inter-clock domain set belonging to the sink clock specified. You can only use this option with the -source\_clock option, not by itself.

-source pin\_list

Specifies a filter on the source pins of the paths to be listed.

-sink **pin\_list** 

Specifies a filter on the sink pins of the paths to be listed.

-analysis *name* 

Specifies the analysis type for the paths to be listed. The following table shows the acceptable values for this argument:

Value	Description
maxdelay	Maximum delay analysis
mindelay	Minimum delay analysis



-format value

Specifies the file format of the output. The following table shows the acceptable values for this argument:

Value	Description
text	ASCII text format
csv	Comma separated value fie format

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

```
st_list_paths -set { myset }
st_list_paths -analysis mindelay -clock { myclock } -type { reg_to_reg } -format csv
The list of paths can be written to a file with the following Tcl commands:
set outfile [ open "pathlisting.csv" w]
puts $outfile [ st_list_paths -format csv -set { myset} ]
close $outfile
```

#### See Also

<u>Designer Tcl Command Reference</u> <u>Tcl documentation conventions</u>

st expand path

## st\_remove\_all\_constraints

Tcl command; removes all timing constraints from analysis

```
st_remove_all_constraints
```

#### **Arguments**

None

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

 ${\tt st\_remove\_all\_constraints}$ 

#### st remove set

Tcl command; deletes a user set from the design.

```
st_remove_set -name name
```



#### **Arguments**

-name *name* 

Specifies the name of the set to delete.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

```
st_remove_set { clockset1 }
```

#### See Also

**Designer Tcl Command Reference** 

Tcl documentation conventions

st create set

## st\_restore

Tcl command; restores constraints previously committed in SmartTime.

```
st_restore
```

### **Arguments**

None

## **Supported Families**

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

#### **Examples**

st\_restore

#### See Also

st\_commit

Tcl documentation conventions

**Designer Tcl Command Reference** 

## st\_set\_options

Tcl command; sets options for timing analysis. With no parameters given, it will display the current settings of the options. For SmartFusion, IGLOO, ProASIC3, Fusion families, these options also affect timing-driven place-and-route.

```
st_set_options [-max_opcond value]
[-min_opcond value]
[-interclockdomain_analysis value]
[-use_bibuf_loopbacks value]
[-enable_recovery_removal_checks value]
[-break_at_async value]
[-filter_when_slack_below value]
[-filter_when_slack_above value]
[-remove_slack_filters]
[-limit_max_paths value]
```



```
[-expand_clock_network value]
[-expand_parallel_paths value]
[-analysis_scenario value]
[-tdpr_scenario value]
[-reset]
```

## **Arguments**

-max\_opcond value

Sets the operating condition to use for Maximum Delay Analysis. The following table shows the acceptable values for this argument:

Value	Description
worst	Use Worst Case conditions for Maximum Delay Analysis
typ	Use Typical conditions for Maximum Delay Analysis
best	Use Best Case conditions for Maximum Delay Analysis

-min\_opcond value

Sets the operating condition to use for Minimum Delay Analysis. The following table shows the acceptable values for this argument:

Value	Description
best	Use Best Case conditions for Minimum Delay Analysis
typ	Use Typical conditions for Minimum Delay Analysis
worst	Use Worst Case conditions for Minimum Delay Analysis

-interclockdomain\_analysis value

Enables or disables inter-clock domain analysis.

Value	Description
yes	Enables inter-clock domain analysis
no	Disables inter-clock domain analysis

-use\_bibuf\_loopbacks value

Enables or disables loopback in bibufs.

Value	Description
yes	Enables loopback in bibufs
no	Disables loopback in bibufs

-enable\_recovery\_removal\_checks value

Enables or disables recovery and removal checks.



Value	Description
yes	Enables recovery and removal checks
no	Disables recovery and removal checks

-break\_at\_async value

Enables or disables breaking paths at asynchronous ports.

Value	Description
yes	Enables breaking paths at asynchronous ports
no	Disables breaking paths at asynchronous ports

-filter\_when\_slack\_below value

Do not show paths with slack below x.

-filter\_when\_slack\_above value

Do not show paths with slack above y.

-remove\_slack\_filters

Remove all existing slack filters.

-limit\_max\_paths value

Limit path reporting commands to a maximum of <n> paths, where n is a value of 0 or higher.

-expand\_clock\_network value

Enables or disables expanded clock network information in expanded paths.

Value	Description
yes	Enables expanded clock network information in paths
no	Disables expanded clock network information in paths

-expand\_parallel\_paths value

Expand a maximum of <n> parallel paths, where n is a value of 0 or higher. If n is 0 or 1, only one path will be expanded when viewing expanded paths.

-analysis\_scenario value

Set the timing constraints scenario to be used for both maximum delay and minimum delay analysis. The argument must be a valid scenario name.

Note: This option does not affect the timing scenario used for TDPR.

-tdpr\_scenario value

Set the timing constraints scenario to be used by the place and route engine. The argument must be a valid scenario name.

Note: This option does not affect the timing scenario used for analysis.

-reset

Reset all options to their default values, except for scenarios used for analysis and TDPR that remain unchanged.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.



#### **Examples**

```
st_set_options -max_opcond worst
-min_opcond best
-interclockdomain_analysis true
-enable_removal_recovery_checks true
st_set_options -limit_max_paths 50 -remove_slack_filters
-filter_when_slack_above 3
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

## timer\_get\_clock\_actuals

Tcl command; displays the actual clock frequency in the Log window, when the timing analysis tool is initiated.

```
timer_get_clock_actuals -clock clock_name
```

### **Arguments**

```
-clock clock_name
```

Specifies the name of the clock with the frequency (or period) to display.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

This example displays the actual clock frequency of clock clk1 in the Log window:

```
timer_get_clock_actuals -clock clk1
```

#### See Also

timer\_get\_clock\_constraints

Tcl documentation conventions

**Designer Tcl Command Reference** 

## timer\_get\_clock\_constraints

Tcl command; returns the constraints (period, frequency, and duty cycle) on the specified clock.

```
timer_get_clock_constraints -clock clock_name
```

#### **Arguments**

```
-clock clock_name
```

Specifies the name of the clock with the constraint to display.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.



#### **Examples**

The following example displays the clock constraints on the clock clk in the Log window:

timer\_get\_clock\_constraints -clock clk

#### See Also

timer\_get\_clock\_actuals
Tcl documentation conventions

**Designer Tcl Command Reference** 

## timer\_get\_maxdelay

Tcl command; displays the maximum delay constraint between two pins in a path in the Log window.

```
timer_get_maxdelay -from source_pin -to destination_pin
```

## **Arguments**

-from source\_pin

Specifies the name of the source pin in the path.

-to destination\_pin

Specifies the name of the destination pin in the path.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

The following example displays the maximum delay constraint from the pin clk166 to the pin reg\_q\_a\_9\_/U0:CLK in the Log window:

```
timer_get_maxdelay -from {clk166} -to {reg_q_a_9_/U0:CLK}
```

#### See Also

timer\_set\_maxdelay

Tcl documentation conventions

**Designer Tcl Command Reference** 

## timer\_get\_path

Tcl command; displays the path between the specified pins in the Log window.

```
timer_get_path -from source_pin -to destination_pin
[-exp value]\
[-sort value]\
[-order value]\
[-case value]\
[-maxpath maximum_paths]\
[-maxexpath maximum_paths_to_expand]\
[-mindelay minimum_delay]\
[-maxdelay maximum_delay]\
[-breakatclk value]\
[-breakatclr value]
```



### **Arguments**

-from source\_pin

Specifies the name of the source pin for the path.

-to destination\_pin

Specifies the name of the destination pin for the path.

-exp value

Specifies whether to expand the path. The following table shows the acceptable values for this argument:

Value	Description
yes	Expands the path
no	Does not expand the path

-sort value

Specifies whether to sort the path by either the actual delay or slack value. The following table shows the acceptable values for this argument:

Value	Description
actual	Sorts the path by the actual delay value
slack	Sorts the path by the slack value

-order value

Specifies whether the list is based on maximum or minimum delay analysis. The following table shows the acceptable values for this argument:

Value	Description
long	The paths are listed based on the maximum delay analysis
short	The paths are listed based on the minimum delay analysis

-case value

Specifies whether the report will include the worst, typical, or best case timing numbers. The following table shows the acceptable values for this argument:

Value	Description
worst	Includes worst case timing numbers
typ	Includes typical case timing numbers
best	Includes best case timing numbers

 $-{\tt maxpath}\ {\tt \textit{maximum\_paths}}$ 

Specifies the maximum number of paths to display.

-maxexpath maximum\_paths\_to\_expand

Specifies the maximum number of paths to expand.

-mindelay minimum\_delay

Specifies the path delay in the minimum delay analysis mode.



```
-maxdelay maximum_delay
```

Specifies the path delay in the maximum delay analysis mode.

```
-breakatclk value
```

Specifies whether to break the paths at the register clock pins. The following table shows the acceptable values for this argument:

Value	Description
yes	Breaks the paths at the register clock pins
no	Does not break the paths at the register clock pins

```
-breakatclr value
```

Specifies whether to break the paths at the register clear pins. The following table shows the acceptable values for this argument:

Value	Description
yes	Breaks the paths at the register clear pins
no	Does not break the paths at the register clear pins

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

The following example returns the paths from input port headdr\_dat<31> to the input pin of register u0\_headdr\_data1\_reg/data\_out\_t\_31 under typical conditions.

```
timer_get_path -from "headdr_dat<31>" \
-to "u0_headdr_data1_reg/data_out_t_31/U0:D" \
-case typ \
-exp "yes" \
-maxpath "100" \
-maxexpapth "10"
```

The following example returns the paths from the clock pin of register gearbox\_inst/bits64\_out\_reg<55> to the output port pma\_tx\_data\_64bit[55]

```
timer_get_path -from "gearbox_inst/bits64_out_reg<55>/U0:CLK" \
    -to {pma_tx_data_64bit[55]} \
    -exp "yes"
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

## timer\_get\_path\_constraints

Tcl command; displays the path constraints that were set as the maximum delay constraint in the timing analysis tool.

```
timer_get_path_constraints
```



#### **Arguments**

None

#### **Supported Families**

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

#### **Description**

This command lists the paths constrained by maximum delay values. The information is displayed in the Log window. If no maximum delay constraints are set, this command does not report anything.

#### **Examples**

Invoking timer\_get\_path\_constraints displays the following paths and their delay constraints in the Log window:

#### See Also

<u>Tcl documentation conventions</u>

Designer Tcl Command Reference

# timer remove all constraints

Tcl command; removes all timing constraints in the current design.

```
timer_remove_all_constraints
```

#### **Arguments**

None

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Examples**

The following example removes all of the constraints from the design and then commits the changes:

```
timer_remove_all_constraints
timer_commit
```

#### See Also

<u>Tcl documentation conventions</u>

Designer Tcl Command Reference

## timer\_remove\_stop

Tcl command; removes the previously entered path stop constraint on the specified pin.

```
timer_remove_stop -pin pin_name
```



#### **Arguments**

-pin pin\_name

Specifies the name of the pin from which to remove the path stop constraint.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Description**

If you remove a path stop constraint using the Timer GUI, and then export a script using **File > Export > Script files**, the resulting script will contain timer\_remove\_pass -pin pin\_name instead of timer\_remove\_stop -pin pin\_name.

## **Exceptions**

- For the SmartFusion2, SmartFusion, IGLOO, ProASIC3, Fusion families, best practice is to use the following flow:
  - 1. Open SmartTime > Set False Path Constraint dialog box.
  - 2. Look for the pin name in the **Through:** list (Note: You must not have any entry selected in the **From** or **To** lists).
  - 3. Delete this pin.

## **Examples**

The following example removes the path stop constraint on the clear pin reg\_q\_a\_0\_:CLR:

```
timer_remove_stop -pin {reg_q_a_0_:CLR}
```

#### See Also

Tcl documentation conventions

Set False Path Constraint dialog box

**Designer Tcl Command Reference** 

## timer\_restore

Tcl command; restores constraints previously committed in Timer.

timer\_restore

### **Arguments**

None

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

timer\_restore

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 



## report (Bottleneck) using SmartTime

Tcl command; creates a bottleneck report.

```
report -type bottleneck
[-cost_type {value} ]
[-use_slack_threshold{value} ]
[-slack_threshold {value} ]
[-set_name {value} ]
[-clock clock_id -set_type value ]
[-source_clock clock_id -sink_clock clock_id]
[-source {pin_list} ]
[-sink {pin_list} ]
[-max_instances {value} ]
[-max_paths {value} ]
[-max_parallel_paths {value} ]
[-analysis {value} ]
[filename] \
[-format_value]
```

## **Arguments**

-cost\_type value

Specifies the type of bottleneck cost. The default option is path\_count.

Value	Description
path_count	Instances with the greatest number of path violations will have the highest bottleneck cost
path_cost	Instances with the largest combined timing violations will have the highest bottleneck cost

```
-use_slack_threshold value
```

Specifies whether to consider the slack threshold when computing the bottlenecks in the report.

Value	Description
yes	Includes slack threshold in the bottleneck report
no	Excludes slack threshold in the bottleneck report

-slack\_threshold value

Specifies that paths whose slack is larger than this given threshold will be considered. Only instances that lie on these violating paths are reported. The default option is 0.

```
-set_name value
```

Displays the bottleneck information for the named set. You can either use this option or use both –clock and –type. This option allows pruning based on a given set. Only paths that lie within the named set will be considered towards bottleneck.

```
-clock value
```

This option allows pruning based on a given clock domain. Only instances that lie on these violating paths are reported.

```
-set_type value
```

This option can only be used in combination with the –clock option, and not by itself. The options allow to filter which type of paths should be considered towards the bottleneck.



Value	Description
reg_to_reg	Paths between registers in the design
async_to_reg	Paths from asynchronous pins to registers
reg_to_async	Paths from registers to asynchronous pins
external_recovery	The set of paths from inputs to asynchronous pins
external_removal	The set of paths from inputs to asynchronous pins
external_setup	Paths from input ports to registers
external_hold	Paths from input ports to registers
clock_to_out	Paths from registers to output ports

-source\_clock clock\_id

Reports only bottleneck instances that lie on violating timing paths of the inter-clock domain that starts at the source clock specified by this option. This option can only be used in combination with -sink\_clock, and not by itself.

-sink\_clock clock\_id

Reports only bottleneck instances that lie on violating timing paths of the inter-clock domain that ends at the sink clock specified by this option. This option can only be used in combination with -source\_clock, and not by itself.

-source value

Reports only instances that lie on violating paths that start at locations specified by this option.

-sink *value* 

Reports only instances that lie on violating paths that end at locations specified by this option.

-max\_instances value

Specifies the maximum number of instances to be reported. Defaults to 10.

-max\_paths value

Specifies the maximum number of paths to be considered per path set type. Allowed values are 1 to 2000000. Defaults to 100.

-max\_parallel\_paths value

Specifies the maximum number of paths allowed per end point pair. Only instances that lie on these violating paths are reported. Defaults to 1 (No parallel paths).

-analysis value

Specifies the analysis types (max or min) under which the violations are reported. Defaults to max analysis.

Value	Description
max	Sets the analysis type to maximum delay
min	Sets the analysis type to minimum delay

-format value

Specifies the output format of the generated report.



Value	Description
text	Generates a text report; text is the default value
csv	Generates the report in a comma-separated value format that you can import into a spreadsheet

#### filename

Specifies the name and destination of the bottleneck report.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

The following example generates a bottleneck report named bottleneck.txt.

```
report -type bottleneck -cost_type path_count -slack_threshold 0 -set_name set1 - max_paths 10 -max_parallel_paths 10 -analysis max -format text bottleneck.txt
```

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

## report (Datasheet) using SmartTime

Tcl command; creates a datasheet report.

```
report -type datasheet filename \
[-format value]
```

#### **Arguments**

filename

Specifies the name and destination of the datasheet report.

-format value

Specifies the output format of the generated the report.

Value	Description
text	Generates a text report; text is the default value
csv	Generates the report in a comma-separated value format which you can import into a spreadsheet

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

The following example generates a datasheet report named datasheet.txt.

```
report -type datasheet -format Text datasheet.txt
```



#### See Also

Tcl documentation conventions

report (Timing) using SmartTime
report (Timing violations) using SmartTime

**Designer Tcl Command Reference** 

## report (Timing) using SmartTime

Tcl command; creates a timing report.

**Note**: This is a SmartTime-specific command which only SmartTime can execute. It cannot be executed directly in batch mode by Libero SoC. To run this command in batch mode, SmartTime must be called first. To call SmartTime to run in batch mode from Libero SoC, invoke the run\_tool –name {VERIFYTIMING} command with a parameter which is the name of the script that contains this report command.

```
\label{eq:condition} {\tt run\_tool -name \{VERIFYTIMING\} -script \{my\_timing.tcl\}} \\ {\tt where}
```

my\_timing.tcl contains the report command.

```
report -type timing \
[-print_summary value]\
[-analysis value]\
[-use_slack_threshold value]\
[-slack_threshold value]\
[-print_paths value]\
[-max_paths value]\
[-max_expanded_paths value]\
[-include_user_sets value]\
[-include_pin_to_pin value]\
[-include_clock_domains value]\
[-select_clock_domains value]\
[-clock_domain clock_domain_list]
[-format value]

filename
```

#### **Arguments**

-type timing

Specifies the type of report to generate.

-print\_summary *value* 

Specifies whether to print the summary section in the timing report.

Value	Description
yes	Includes summary section in the timing report (the default value).
no	Excludes summary section in the timing report

-analysis *value* 

Specifies whether the report will consider minimum analysis or maximum analysis.

Value	Description
min	Timing report considers minimum analysis



Value	Description
max	Timing report considers maximum analysis (the default value)

 $-{\tt use\_slack\_threshold}\ {\it value}$ 

Specifies whether the report will consider slack threshold.

Value	Description
yes	Includes slack threshold in the timing report.
no	Excludes slack threshold in the timing report (the default value)

-slack threshold *value* 

Specifies the threshold to consider when reporting path slacks. This is a floating-point number in nanoseconds (ns). By default, there is no threshold (all slacks are reported).

-print paths value

Specifies whether the path section (clock domains and in-to-out paths) will be printed in the timing report.

Value	Description
yes	Includes path section in the timing report (the default value)
no	Excludes path sections from the timing report

-max\_paths value

Defines the maximum number of paths to display for each set. This is a positive integer value greater than zero. The default is 5.

-max expanded paths *value* 

Defines the number of paths to expand per set. This is a positive integer value greater than zero. The default is 1.

-include user sets *value* 

Defines whether to include the user defined sets in the timing report.

Value	Description
yes	Includes user defined sets in the timing report (the default value)
no	Excludes user defined sets from the timing report

-include\_pin\_to\_pin *value* 

Specifies whether to show pin-to-pin paths in the timing report.

Value	Description
yes	Includes pin-to-pin paths in the timing report (the default value).
no	Excludes pin-to-pin paths from the timing report



-include clock domains value

Defines whether to include clock domains in the timing report.

Value	Description
yes	Includes clock domains
no	Excludes clock domains from the timing report

 $-{\tt select\_clock\_domains}\ {\it value}$ 

Specifies whether to show the clock domain list in the timing report.

Value	Description
yes	Includes the clock domain list in the timing report
no	Excludes the clock domain list from the timing report (the default value)

```
-clock domain clock domain list
```

Defines the clock domain to be considered in the clock domain section. The domain list is a series of strings with domain names separated by spaces. Both the summary and the path sections in the timing report display only the listed clock domains.

-format value

Specifies the output format of the generated the report.

Value	Description
text	Generates a text report; text is the default value
csv	Generates the report in a comma-separated value format which you can import into a spreadsheet

filename

Specifies the name and destination of the timing report.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Examples**

The following example generates a timing report named timing\_report.txt. The report does not print the summary section. It includes a max-delay analysis and only reports paths with a slack value less than 0.50 ns. It reports a maximum of three paths per section and does not report any expanded paths. It only reports timing information for the clock domains count8\_clock and count2\_clk.

**Note**: Include this command in a script file, e.g., my\_timing.tcl, and pass this script file as a parameter to the run\_tool command to Libero SoC as follows:

```
run_tool -name { VERIFYTIMING} -script {my_timing.tcl}
  report -type timing -print_summary no \
  -analysis max \
  -use_slack_threshold yes \
  -slack_threshold 0.50 \
```



```
-print_paths yes -max_paths 3 \
-max_expanded_paths 0 \
-include_user_sets yes \
-include_pin_to_pin yes \
-select_clock_domains yes \
-clock_domain {count8_clock count2_clk} \
timing_report.txt
```

#### See Also

#### Tcl documentation conventions

report (Timing violations) using SmartTime
report (Datasheet) using SmartTime
Designer Tcl Command Reference

## report (Timing violations) using SmartTime

Tcl command; creates a timing violations report.

**Note**: This is a SmartTime-specific command which only SmartTime can execute. It cannot be executed directly in batch mode by Libero SoC. To run this command in batch mode, SmartTime must be called first. To call SmartTime to run in batch mode from Libero SoC, invoke the run\_tool –name {VERIFYTIMING] command with a parameter which is the name of the script that contains this report command.

```
run_tool -name {VERIFYTIMING} -script {my_timing.tcl}
where
my_timing.tcl contains this report command.
```

```
report -type timing_violations \
[-analysis value]\
[-use_slack_threshold value]\
[-slack_threshold value]\
[-limit_max_paths value]\
[-max_paths value]\
[-max_expanded_paths value] \
[-format value]
filename
```

#### **Arguments**

-type timing\_violations

Specifies the type of report to generate.

-analysis value

Specifies whether to consider minimum analysis or maximum analysis in the timing violations report.

Value	Description
min	Timing report considers minimum analysis
max	Timing report considers maximum analysis (the default value)

```
-use_slack_threshold value
```

Specifies whether to consider the slack threshold in the timing violations report.



Value	Description
yes	Includes slack threshold in the timing violations report
no	Excludes slack threshold in the timing violations report (the default value)

```
-slack threshold value
```

Specifies the threshold to consider when reporting path slacks. This value is a floating-point number in nanoseconds (ns). By default, there is no threshold (all slacks reported).

```
-limit_max_paths value
```

Specifies if the paths are limited by the number of paths.

Value	Description
yes	Limits the maximum number of paths to report
no	Specifies that there is no limit to the number of paths to report (the default value)

```
-max paths value
```

Specifies the maximum number of paths to display for each set. This value is a positive integer value greater than zero. Default is 100.

```
-max expanded paths value
```

Specifies the number of paths to expand per set. This value is a positive integer value greater than zero. The default is 0.

```
-format value
```

Specifies the output format of the generated report.

Value	Description
text	Generates a text report; text is the default value
csv	Generates the report in a comma-separated value format which you can import into a spreadsheet

#### filename

Specifies the name and destination of the timing violations report.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

The following example generates a timing violations report named timg\_viol.txt. The report considers an analysis using maximum delays and does not filter paths based on slack threshold. It reports 2 paths per section and 1 expanded path per section.

**Note**: Include this command in a script file, e.g., my\_timing.tcl, and pass this script file as a parameter to the run\_tool command to Libero SoC as follows:

```
run_tool -name { VERIFYTIMING} -script {my_timing.tcl}
  report -type timing_violations \
  -analysis max -use_slack_threshold no \
```



```
-limit_max_paths yes \
-max_paths 2 \
-max_expanded_paths 1 \
timg_viol.txt
```

#### See Also

Tcl documentation conventions

report (Timing) using SmartTime
report (Datasheet) using SmartTime

**Designer Tcl Command Reference** 

## add\_probe

Tcl command; adds a probe to an internal net in your design, using the original name from the optimized netlist in your design. Also, this command must be used in conjunction with the <u>generate\_probes</u> command to generate a probed ADB file (see example below).

You must complete layout before you use this command.

```
add_probe -net <net_name> [-pin <pin_name>] [-port <port_name>] [-assign_to_used_pin <TRUE | FALSE>]
```

#### **Arguments**

```
-net <net_name>
```

Name of the net you want to probe. You cannot probe HARDWIRED, POWER, or INTRINSIC nets.

```
-pin <pin_name>
```

Name of the package pin at which you want to put the net to be probed. Argument is optional; if unspecified the net is routed to any free package pin.

```
-port -port_name>
```

Name of the port you are adding. Argument is optional; if unspecified the default value is PROBE\_<n>.

```
-assign_to_used_pin <TRUE | FALSE >
```

Probes a net on an already used pin. The net on the existing pin will be disconnected. Argument is optional; if unspecified the net can be only routed on unused pin.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

The example below adds a probe to the net Count8\_0/INV\_0\_Y on pin 7 and uses the port name PROBE\_1, then generates the probe ADB file named test1.adb.

Note that generate\_probes is a separate Tcl command.

#### See Also

delete\_probe

generate\_probes

Generating a Probed Design

Generate Probed Design - Add Probe(s) Dialog Box

**Designer Tcl Command Reference** 



## all\_inputs

Tcl command; returns an object representing all input and inout pins in the current design.

all\_inputs

#### **Arguments**

None

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Exceptions**

You can only use this command as part of a –from, -to, or –through argument in the following Tcl commands: set \_min\_delay, set \_max\_delay, set \_multicycle\_path, and set\_false\_path.

#### **Examples**

```
set_max_delay -from [all_inputs] -to [get_clocks ck1]
```

#### See Also

<u>Tcl documentation conventions</u>

Designer Tcl Command Reference

## all\_outputs

Tcl command; returns an object representing all output and inout pins in the current design.

all\_outputs

#### **Arguments**

None

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Exceptions**

You can only use this command as part of a —from, -to, or —through argument in the following Tcl commands: set\_min\_delay, set\_max\_delay, set\_multicycle\_path, and set\_false\_path.

### **Examples**

```
set_max_delay -from [all_inputs] -to [all_outputs]
```

#### See Also

<u>Tcl documentation conventions</u>

Designer Tcl Command Reference

## all\_registers

Tcl command; returns an object representing register pins or cells in the current scenario based on the given parameters.



```
all_registers [-clock clock_name]
[-async_pins][-output_pins][-data_pins][-clock_pins]
```

#### **Arguments**

-clock clock\_name

Specifies the name of the clock domain to which the registers belong. If no clock is specified, all registers in the design will be targeted.

-async\_pins

Lists all register pins that are async pins for the specified clock (or all registers asynchronous pins in the design).

-output\_pins

Lists all register pins that are output pins for the specified clock (or all registers output pins in the design).

-data\_pins

Lists all register pins that are data pins for the specified clock (or all registers data pins in the design).

-clock\_pins

Lists all register pins that are data pins for the specified clock (or all registers clock pins in the design).

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Exceptions**

You can only use this command as part of a –from, -to, or –through argument in the following Tcl commands: <u>set min delay, set max delay, set multicycle path</u>, and <u>set false path</u>.

#### **Examples**

#### See Also

Tcl documentation conventions

**Designer Tcl Command Reference** 

## are\_all\_source\_files\_current

Tcl command; audits all source files and determines whether or not they are out of date / imported into the workspace. Returns '1' if all source files are current Returns '0' if all source files are not current This command ignores the Audit settings in your ADB file.

```
are_all_source_files_current
```

#### **Arguments**

None

#### **Supported Family**

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Exceptions**

The command will return an error if arguments are passed.



#### **Example**

The following code will determine if your source files are current.

```
are_all_source_files_current
```

#### See Also

```
get_out_of_date_files
is_source_file_current
```

**Designer Tcl Command Reference** 

## backannotate

Tcl command; equivalent to executing the Back-Annotate command from the Tools menu. You can export an SDF file, after layout, along with the corresponding netlist in the VHDL or Verilog format. These files are useful in backannotated timing simulation.

Best practice is to export both SDF and the corresponding VHDL/Verilog files. This will avoid name conflicts in the simulation tool.

Designer must have completed layout before this command can be invoked, otherwise the command will fail

```
backannotate -name file_name -format format_type -language language-dir directory_name [-
netlist] [-pin] [-use_emd]
```

#### **Arguments**

```
-name file_name
```

Use a valid file name with this option. You can attach the file extension .sdf to the File\_Name, otherwise the tool will append .sdf for you.

```
-format format_type
```

Only SDF format is available for back annotation

```
-language language
```

The supported Language options are:

Value	Description	
VHDL93	For VHDL-93 style naming in SDF	
VERILOG	For Verilog style naming in SDF	

```
-dir directory_name
```

Specify the directory in which all the files will be extracted.

```
-netlist
```

Forces a netlist to be written. The netlist will be either in Verilog or VHDL.

-pin

Designer exports the pin file with this option. The .pin file extension is appended to the design name to create the pin file.

```
-use_emo
```

Enables Export Enhanced Min Delays for Best Case option in your backannotated file.

## Supported Families

See the Tcl Commands and Supported Families table for the list of families that support this command.



#### **Examples**

Example 1 uses default arguments and exports SDF file for back annotation:

backannotate

backannotate -dir \

Example 2 uses some of the options for VHDL:

```
{..\my_design_dir} -name "fanouttest_ba.sdf" -format "SDF" -language \ "VHDL93" -netlist
Example 3 uses some of the options for Verilog:
backannotate -dir \
{..\design} -name "fanouttest_ba.sdf" -format "SDF" -language "VERILOG" \
-netlist
```

Example 4 enables you to catch exceptions and respond based on the success of backannotate operation:

Example 5 enables Export Enhanced Min Delays for Best Case:

```
\label{local_backannotate} $$ -dir \setminus \{..\my_design_dir\} -name "fanouttest_ba.sdf" -format "SDF" -language \setminus "VHDL93" -netlist -use_emd
```

#### See Also

Tcl command documentation conventions

**Designer Tcl Command Reference** 

## close\_design

Tcl command; closes the current design and brings Designer to a fresh state to work on a new design. This is equivalent to selecting the Close command from the File menu.

close\_design

#### **Arguments**

None

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

#### See Also

open\_design



close\_design new\_design Designer Tcl Command Reference

## compile

Tcl command; compile Tcl arguments available for SmartFusion, IGLOO, ProASIC3 and Fusion families.

```
compile
-pdc_abort_on_error value
-pdc_eco_display_unmatched_objects value
-pdc_eco_max_warnings value
-demote_globals value
-demote_globals_max_fanout value
-promote_globals_walue
-promote_globals_min_fanout value
-promote_globals_max_limit value
-promote_globals_max_limit value
-localclock_max_shared_instances value
-localclock_buffer_tree_max_fanout value
-combine_register value
-delete_buffer_tree_max_fanout value
-report_high_fanout_nets_limit value
```

#### Block creation mode only:

```
-block_remove_ios value
-block_add_interface value
-block_add_interface_fanout value
```

#### Block instantiation mode only:

```
-block_placement_conflicts value
-block_routing_conflicts value
```

#### **Arguments**

-pdc\_abort\_on\_error value

Changes the "Abort on PDC error" behavior. The following table shows the values for this argument:

Value	Description
ON	Stops the flow if any error is reported in reading your PDC file
OFF	Skips errors in reading your PDC file and just report them as warnings.

#### Default: ON

Note: The flow always stops in the following two cases (even if this option is OFF):

- If there is a Tcl error (for example, the command does not exist or the syntax of the command is incorrect)
- The assign\_local\_clock command for assigning nets to LocalClocks fails. This may happen if any floor
  planning DRC check fails, such as, region resource check, fix macro check (one of the load on the net
  is outside the LocalClock region). If such an error occurs, then the Compile command fails. Correct
  your PDC file to proceed.

<sup>-</sup>pdc\_eco\_display\_unmatched\_objects value



Displays netlist objects in PDC that are not found in the imported netlist during Compile ECO mode. The following table shows the values for this argument:

Value	Description
ON	Reports netlist objects not found in the current netlist when reading the internal ECO PDC constraints
OFF	Specifies not to report netlist objects not found in the current netlist when reading the internal ECO PDC constraints

#### Default: OFF

-pdc\_eco\_max\_warnings value

Defines the maximum number of errors/warnings in Compile ECO mode.

The value is the maximum number of error/warning messages to be displayed in the case of reading ECO constraints.

Default: 10000

-demote\_globals value

Enables/disables global clock demotion of global nets to regular nets. The following table shows the values for this argument:

Value	Description
OFF	Disables global demotion of global nets to regular nets
ON	Enables global demotion of global nets to regular nets

#### Default: OFF

-demote\_globals\_max\_fanout value

Defines the maximum fanout value of a demoted net; where value is the maximum value Default: 12

Note: A global net is not automatically demoted (assuming the option is on) if the resulting fanout of the demoted net (if it was demoted) is greater than the max fanout value. Best practice is to set the automatic global demotion so that it only acts on small fanout nets. Drive high fanout nets with a clock network in the design to improve routability and timing.

-promote\_globals value

Enables/disables global clock promotion. The following table shows the values for this argument:

Value	Description	
ON	Enables global promotion of nets to global clock network	
OFF	Disables global promotion of nets to global clock network	

#### Default: OFF

-promote\_globals\_min\_fanout value

Defines the minimum fanout of a promoted net; where value is the minimum fanout of a promoted net. Default:200

 $-{\tt promote\_globals\_max\_limit}\ \ {\tt value}$ 



Defines the maximum number of nets to be automatically promoted to global The default value is 0. This is not the total number as nets need to satisfy the minimum fanout constraint to be promoted. The promote\_globals\_max\_limit value does not include globals that may have come from either the netlist or PDC file (quadrant clock assignment or global promotion).

Note: Demotion of globals through PDC or Compile is done before automatic global promotion is done.

Note: You may exceed the number of globals present in the device if you have nets already assigned to globals or quadrants from the netlist or by using a PDC file. The automatic global promotion adds globals on what already exists in the design.

-localclock\_max\_shared\_instances value

Defines the maximum number of shared instances allowed to perform the legalization. This option is also available for quadrant clocks.

*value* is the maximum number of instances allowed to be shared by 2 LocalClock nets assigned to disjoint regions to perform the legalization (default is 12, range is 0-1000). If the number of shared instances is set to 0, no legalization is performed.

Note: If you assign quadrant clocks to nets using MultiView Navigator, no legalization is performed.

-localclock\_buffer\_tree\_max\_fanout value

Defines the maximum fanout value used during buffer insertion for clock legalization. This option is also available for quadrant clocks.

Set *value* to 0 to disable this option and prevent legalization (default value is 12, range is 0-1000). If the value is set to 0, no buffer insertion is performed. If the value is set to 1, there will be one buffer inserted per pin.

-combine\_register value

Combines registers at the I/O into I/O-Registers. The following table shows the values for this argument:

Value	Description
ON	Combines registers at the I/O into I/O-Registers
OFF	Does not optimize and combine registers at the I/O.

#### Default: OFF

-delete\_buffer\_tree value

Enables/disables buffer tree deletion on the global signals. The buffer and inverter are deleted. The following table shows the values for this argument:

Value	Description
ON	Enables buffer tree deletion from the netlist
OFF	Disables buffer tree deletion from the netlist

#### Default: OFF

-delete\_buffer\_tree\_max\_fanout value

Defines the maximum fanout of a net after buffer tree deletion;

value is the maximum value; the default value is 12.

Note: A net does not automatically remove its buffer tree (assuming the option is on) if the resulting fanout of the net (if the buffer tree was removed) is greater than the max fanout value. Best practice is to set the automatic buffer tree deletion only so that acts on small fanout nets. Drive high fanout nets with a clock network in the design to improve routability and timing.

-report\_high\_fanout\_nets\_limit value



Enables flip-flop net sections in the compile report and defines the number of nets to be displayed in the high fanout.

Default: 10

#### Block creation mode only:

-block\_remove\_ios value

Removes I/Os, if any in the design. Possible values are shown in the table below:

Value	Description	
ON	Removes I/Os from the block (if possible)	
OFF	Leaves I/Os (if any) unchanged	

-block\_add\_interface *value* 

Adds buffers on ports in the block, no fanout limit. Values shown in the table below:

Value	Description	
ON	Adds buffers on ports	
OFF	Does not add any buffers to ports	

-block\_add\_interface\_fanout value

Adds buffers on ports in the block whose fanout is greater than <value>. This option is used in conjunction with the -block\_add\_interface option above.

#### Block instantiation mode only:

 $\verb|-block_placement_conflicts| \textit{value}$ 

If there multiple blocks instantiated in your design, Designer uses the placement options to resolve the conflicts. Values shown in the table below:

Value	Description
ERROR	Compile errors out if any instance from a designer block is unplaced. This is the default option.
RESOLVE	If some instances get unplaced for any reason, the remaining non-conflicting elements are unplaced. In other words, if there are any conflicts, nothing from the block is kept.
KEEP	If some instances get unplaced for any reason, the non-conflicting elements remaining are



Value	Description
	preserved but not locked (you can move them).
LOCK	If some instances get unplaced for any reason, the remaining non-conflicting elements are preserved and locked.

-block\_routing\_conflicts value

If there multiple blocks instantiated in your design, Designer uses the routing options to resolve the conflicts. Values shown in the table below:

Value	Description
ERROR	Compile errors out if any preserved net routing in a designer block is deleted.
RESOLVE	If a nets' routing is removed for any reason, the routing for non-conflicting nets is also removed. In other words, if there are any conflicts, no routing from the block is kept
KEEP	If a nets routing is removed for any reason, the routing for the non-conflicting nets is preserved but not locked (so that they can be rerouted).
LOCK	If the routing is removed for any reason, the remaining non-conflicting nets are preserved and locked; they cannot be rerouted. This is the default option.

## **Exceptions**

You cannot instantiate an ARM design and create a User Block.

## **Examples**

```
compile \
    -pdc_abort_on_error "ON" \
    -pdc_eco_display_unmatched_objects "OFF" \
    -pdc_eco_max_warnings 10000 \
    -demote_globals "OFF" \
    -demote_globals_max_fanout 12 \
    -promote_globals_min_fanout 200 \
    -promote_globals_max_limit 0 \
    -localclock_max_shared_instances 12 \
    -localclock_buffer_tree_max_fanout 12 \
```



```
-combine_register "OFF" \
-delete_buffer_tree "OFF" \
-delete_buffer_tree_max_fanout 12 \
-report_high_fanout_nets_limit 10
```

#### See Also

**Setting Compile Options** 

**Designer Tcl Command Reference** 

## delete\_probe

Tcl command; deletes a probe on nets in a probed ADB file.

```
delete_probe -net <net_name>
```

## **Arguments**

```
-net <net_name>
```

Name of the net you want to delete.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

The example below deletes the probe on the net Count8\_0/INV\_0\_Y.

```
delete_probe -net Count8_0/INV_0_Y
```

#### See Also

add\_probe

Generating a Probed Design

Generate Probed Design - Add Probe(s) Dialog Box

**Designer Tcl Command Reference** 

## export

Tcl command; saves your design to a file in the specified file format. The required and optional arguments this command takes depends on which file format you specify.

Note: This is a Designer command that cannot be executed in Libero Tcl scripts.

```
[-format value]
[-feature value]
[-secured_device value]
[-signature value]
[-pass_key value]
[-aes_key value]
[-from_config_file value]
[-number_of_devices value]
[-from_progfile_type value]
[-target_programmer value]
[-custom_security value]
[-fpga_security_level value]
```



```
[-from_security_level value]
[-security_permanent value]{filename}
[-from_program_pages value]
[-from_content value]
[-set_io_state value]
[-efm_block_security {location:X;security_level: value}]
[-efm_content {location:X;source:value}]
[-efm_block {location:X;config_file:{value}}]
[-efm_client {location:X;client: value;mem_file: value}]]
```

### **Arguments**

-format value

Specifies the file format of the file to export. The exported files vary from one device family to another; see the <a href="Exporting Files">Exporting Files</a> help topic for a description of each file type and the list of supported families.

You can export the files listed in the table below using the value.

File Types	Value
Netlist Files	adl
	afl
	edn
	v
	vhd
Constraint Files	crt
	dcf
	gcf
	sdc
	pdc
	pin
Programming Files	afm
	bit
	bts_stp
	dc (exports a *.dat programming file)
	fus
	isc
	pdb
	1532



File Types	Value
	svf
FlashPro Data File	fdb
Debugging Files	bsd
	prb
Timing Files	mod
	sdf
	stf
	tcl
Script Files	tcl
Log Files	log
IBIS Files	ibs
Other Files	cob
	loc
	seg
Block Files	cdb
	cxf
	V
	vhd

#### -feature {value}

Select the silicon feature(s) you want to program. Possible values for this option are listed in the table below, or the instance-specific program options available only for specific families (as shown in the table below). Best practice is to specify your program parameters for each Embedded Flash Memory Block (EFMB) instance, from 0-3. The instance specific program options replace [-feature {value}].

value	Family
{setup_security:on/off}	SmartFusion
{prog_fpga:on/off}	SmartFusion
{prog_from:on/off}	SmartFusion
{prog_nvm:on/off}	SmartFusion
{setup_security}	Fusion



value	Family
{prog_from}	Fusion
{all}	IGLOO; ProASIC3

In Tcl mode for Fusion, programming all features are turned off by default. If there is -feature {setup\_security} or -feature {prog\_from} the programming for the corresponding feature is activated.

In Tcl mode for SmartFusion, the programming option is read from the loaded PDB and then updated from the command if the is parameter specified. If programming of specific features is disabled, other parameters related to the feature programming are ignored. For example, if -feature {prog\_fpga:off}, then -fdb\_file and -fdb\_source are ignored.

```
-secured_device value
```

Specifies whether the device you are programming is secured. You can specify yes or no to enable or disable secured programming.

```
-signature value
```

Optional argument that identifies and tracks Microsemi SoC designs and devices.

```
-pass_key value
```

Protects all the security settings for FPGA Array, FlashROM, and Embedded Flash Memory Block. The maximum length of this value is 32 characters. You must use hexadecimal characters for the pass key value.

```
-aes_key value
```

Decrypts FPGA Array and/or FlashROM and Embedded Flash Memory Block programming file content. Max length is 32 HEX characters.

```
-from_config_file value
```

Specifies the location of the FlashROM configuration file.

```
-number_of_devices value
```

Specifies the number of devices you want to program. Applicable only when FlashROM has serialization regions.

```
-from_progfile_type value
```

Applicable only when FlashROM has serialization regions and STAPL file generation. Possible values:

Value	Description
single	Generates one programming file with all the generated incremental value(s) in the external source file
multiple	Generates one individual programming file for each generated incremental value(s) in the external source file

<sup>-</sup>target\_programmer value

Applicable only when FlashROM has serialization regions and STAPL file generation. Possible values:

Value	Description
specific	Silicon Sculptor, BP Auto Programmer, or FlashPro
generic	Generic STAPL player

<sup>-</sup>custom\_security value

Possible values:



Value	Description	
yes	Custom security level	
no	Standard security level	

-fpga\_security\_level *value* 

### Possible values:

Value	Description
write_verify_protect	The security level is medium (standard) and the FPGA Array cannot be written or verified without a Pass Key
write_protect	The security level is write protected. The FPGA Array cannot be written without a Pass Key, but it is open for verification (custom FPGA)
encrypted	The security level is high (standard) and uses a 128-bit AES encryption
none	The FPGA Array can be written and verified without a Pass Key

-from\_security\_level *value* 

#### Possible values:

Value	Description
write_verify_protect	The security level is medium (standard) and the FlashROM cannot be read, written or verified without a Pass Key
write_protect	The security level is write protected. The FlashROM cannot be written without a Pass Key, but it is open for reading and verification (custom FlashROM)
encrypted	The security level is high (standard) and uses a 128-bit AES encryption
none	The FlashROM can be written and verified without a Pass Key

-security\_permanent *value* 

Specifies whether the security settings for this file are permanent or not. Possible values:

Value	Description
yes	Permanently disable future modification of security settings for FPGA Array and FlashROM



Value	Description
no	Enable future modifications for FPGA Array and FlashROM

-from\_program\_pages "value"

Specifies FROM program pages in FlashPoint. If you use FlashROM content from an ADB file and do not specify a value, FlashPoint uses the same pages that were selected for programming in the previous FlashPoint session. Value may be a sequence of page numbers ("123") without a delimiter, or you can use any character or space as a delimiter, as in -from\_program\_pages "1 2 3".

You must specify pages for programming if you want FlashROM content from the UFC file.

-from content "value"

Identifies the source file for the FlashROM content- a UFC or ADB file.

If this Tcl parameter is missing, FlashPoint tries to use the ADB as a source of FROM configuration and content data.

Values are shown in table below:

Value	Description
adb	(default)FROM content is taken from your ADB. Configurations from your UFC and ADB files are not compared.
ufc	FlashPoint uses FROM configuration and FROM content from the specified UFC file

-set\_io\_state value

Sets the I/O state during programming by port name or pin number. You can also use this argument to save or load an IOS file.

To set the I/O by port name, use -set\_io\_state {portName:<name>; state:<state>}. To set the I/O port by pin number, use -set\_io\_state {pinNumber:<number>; state:<state>}. To set all I/Os to the specified state, use -set\_io\_state {all; state:<state>}.

To set BSR values for an I/O, use -set\_io\_state { pinNumber:<pin>; input:<state>; output\_enable:<state>;output:<state> }. See the Boundary Scan Registers - Show BSR Details section of the FlashPoint help for more information on setting Boundary Scan Registers in your device.

The following table shows the possible values for this option if you have NOT set BSR values.

Value	Description
Z	Tri-State - Sets the I/O state to tristate
Last Known State	Sets the I/O to the last known state
1	High - Sets the I/O state to high
0	Low - Sets the I/O state to low

The following table shows the possible values for this option if you have set custom BSR values.

Value	Description
Last State	Sets the I/O to the last known state
1	High - Sets the I/O state to high



Value	Description
0	Low - Sets the I/O state to low

```
To save an IOS file use the argument -set_io_state { save:<filepath> }
To load an IOS file, use the argument -set_io_state { load:<filepath> }
-efm_block_security{location: x; security_level: value }
```

**This option is available only for Fusion**; this argument only applies when programming the security settings (setup\_security) or programming previously secured devices.

'X' identifies an Embedded Flash Memory Block instance from 0-3.

Possible values for security\_level:

Value	Description
clients_jtag_pr otect	Enables eNVM client JTAG protection; a pass key is required for this option
write_verify_pr otect	The security level is medium (standard) and the Embedded Flash Memory Block cannot be read, written or verified without a Pass Key
write_protect	The security level is write protected. The Embedded Flash Memory Block cannot be written without a Pass Key, but it is open for reading (custom FB)
encrypted	The security level is high (standard) and uses a 128-bit AES encryption
none	The Embedded Flash Memory Block can be written and read without a Pass Key

```
-efm_content {location:X;source: value }
```

This option is available only for Fusion; X identifies an Embedded Flash Memory Blockinstance from 0-3. Option identifies the source file for the Embedded Flash Memory Block content, either an EFC or ADB file.

If you wish to program the entire Embedded Flash Memory Block including all its clients that were programmed in previous sessions, and use ADB content for this client, this is the only parameter you must specify. If you wish to program the entire Embedded Flash Memory Block including all its clients and use the Embedded Flash Memory Block map file (EFC) you also have to specify the –efm\_block parameter.



#### Possible values:

Value	Description
adb	(default) Embedded Flash Memory Block content is taken from your ADB
efc	FlashPoint uses the Embedded Flash Memory Block instance configuration and content from the EFC file specified in - efm_block_parameter

```
-efm_block {location:X;source: value }
```

This option is available only for Fusion; X identifies an Embedded Flash Memory Block (EFMB) instance from 0-3.

Config\_file specifies the location of the EFMB instance configuration file (must be an EFC file with full pathname).

```
-efm_client {location:X;client:value; mem_file: value }
```

This option is available only for Fusion; X identifies an EFMB instance from 0-3.

You must specify the client name and its memory content file for each client of EFMB you wish to program.

Mem\_file specifies the file with the memory content for the client. If a mem\_file path is specified, the memory content from this file will overwrite the client content in ADB or EFC (as defined by the -efm\_content argument). If the client memory file is not specified, the client memory content from the ADB or EFC file is used instead (as defined by the -efm\_content argument).

```
{filename}
```

Specifies the path and name of the file you are exporting.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

```
export -format "bts_stp"
-feature "all"
-secured_device "no"
-signature "123"
-pass_key "FB318707864EC889AE2ED8904B8EB30D"
-custom_security "no"
-fpga_security_level "write_verify_protect"
-from_security_level "write_verify_protect"
-from_config_file {.\g3_test\from.ufc}
-number_of_devices "1"
-from_progfile_type "single"
-target_programmer "specific" \
{.\flp4.stp}
```

The following example uses the -set\_io\_state argument:

```
export \
-format "pdb " \
-feature "setup_security" \
-secured_device "no" \
-custom_security "no" \
-security_level "write_verify_protect" \
```



```
-security_permanent "no" \
-pass_key "012EB311B02E4C9A150B0F2BD8861CA0" \
-set_io_state { portName:AG9; state:Low} \
-set_io_state { pinNumber:AG10; state:High} \
-set_io_state { pinNumber:197; state:Tri-State} \
-set_io_state { pinNumber:198; state:Low} \
-set_io_state { pinNumber:199; state:Last Known State} \
D:/designs/Fusion/DESIGN77}
```

The following example exports a DAT file for programming:

```
export -format "dc" -feature "prog_fpga" {./top.dat}
```

#### Fusion example 1:

Export soc.pdb file that includes programming data for three clients of EFM block 0. EFM block configuration file ./fus\_new/nvm\_simple/nvm\_simple.efc and clients memory files are used for generating the programming file. Clients specified as TCL parameters must be included in EFC file.

```
export -format "pdb "
-efm_content {location:0; source:efc} \
-efm_block {location:0; config_file:{./fus_new/nvm_simple/nvm_simple.efc}} \
-efm_client {location:0; client:cfiData;
mem_file:{./fus_new/nvm_exmp/input_memfiles/ram1_block_0_ram1_R0C0.mem}} \
-efm_client {location:0; client:dataStorage;
mem_file:{./fus_new/nvm_exmp/input_memfiles/datast2_asbl_smtr_ram.hex}} \
-efm_client {location:0; client:init1;
mem_file:{./fus_new/nvm_exmp/input_memfiles/datast1_asbl_acm_rtc_ram.hex}} \
{./soc}
```

#### Fusion example 2:

Export soc.stp and soc.pdb files that include programming data for EFM block 0. Information regarding block configuration, which clients to program, and their memory content is taken from ADB file.

```
export -format "pdb bts_stp"
-efm_content {location:0; source:adb} \
{./soc}
```

#### Fusion example 3:

Export soc.stp and soc.pdb files that include programming data for client cfiData of EFM block 0. Other clients of block 0 are not selected to be programmed. ADB file is a source for block configuration and content; EFC is ignored.

```
export -format "pdb"
-efm_content {location:0; source:adb} \
-efm_block {location:0; config_file:{./fus_new/nvm_simple/nvm_simple.efc}} \
-efm_client {location:0; client:cfiData;} \
{./soc}
```

#### See Also

**Exporting files** 

Importing files

Tcl documentation conventions

**Designer Tcl Command Reference** 

## export (Block support)

Tcl command; exports (publishes) the Block files to a specified directory, includes any added comments.



```
export -format "block"
-export_directory {value} \
-export_name "blockname" \
-placement "value"\
-routing "value"\
-comment "value" \
-export_language "value"\
-region "value"
```

## **Arguments**

```
-export_directory {value}
```

Specifies the directory name for the exported \*.v, \*.vhd, \*.cxf and \*.cdb files. Value is the path and name of the directory

```
-export_name "blockname"
```

Specifies the prefix of the exported \*.v, \*.vhd, \*.cxf, and \*.cdb files, where blockname is the name of the prefix.

```
-placement "value"
```

Exports placement information. Possible values:

Value	Description
yes	Exports the placement information. Specify "yes" only if the placer state is valid and -placement is specified as "yes."
no	Do not export the placement information.

```
-routing "value"
```

Exports placement information. Possible values:

Value	Description
yes	Exports routing information. Specify "yes" only if the routing state is valid and -placement is specified as "yes."
no	Do not export the routing information.

```
-comment "value"
```

Adds comments to document the block.

```
-export_language "value"
```

Specifies the export format of the CXF file for Libero SoC. Possible values:

Value	Description
VERILOG	CXF file is Verilog.
VHDL	CXF file is VHDL.

```
-region "value"
```

Option to publish all the user regions and make them available when you instantiate the block. Possible values:



Value	Description
YES	Publishes all the user regions, makes them available when you instantiate your block.
NO	Disables region publishing

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

```
export -format "block" -export_directory {.} -export_name "test_core" -placement "yes" -
routing "yes" -comment "toto" -export_language "VERILOG"
```

#### See Also

**Exporting files** 

**Importing files** 

Tcl documentation conventions

**Designer Tcl Command Reference** 

## generate\_probes

Tcl command; executes the probing and creates a new ADB file. This command is used in conjunction with the add\_probe Tcl command (see example below).

```
generate_probes -save <ADB_file_name>
```

#### **Arguments**

```
-save <ADB_file_name>
```

Name of the new ADB file with your probed nets.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

The example below adds a probe to the net net2 on pin 4 and port prb2 with the <u>add\_probe</u> command, and generates the new ADB file test1.adb.

```
add_probe -net net2 -pin 4 -port prb2
generate_probes -save test1.adb
```

#### See Also

add\_probe

Generating a Probed Design

Generate Probed Design - Add Probe(s) Dialog Box

**Designer Tcl Command Reference** 



## get\_design\_filename

Tcl command; retrieves the full qualified path of the design file. The result will be an empty string if the design has not been saved to disk. This command is equivalent to the command "get\_design\_info DESIGN\_PATH." This command predates get\_design\_info and is supported for backward-compatibility.

```
get_design_filename
```

#### **Arguments**

None

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Exceptions**

- The command will return an error if a design is not loaded.
- · The command will return an error if arguments are passed.

#### Example

```
if { [ is_design_loaded ] } {
   set design_location [ get_design_filename ]
   if {$design_location != "" } {
     puts "Design is at $design_location."
   } else {
     puts "Design has not been saved to a file on disk."
   }
} else {
   puts "No design is loaded."
}
```

#### See Also

```
get_design_info
is_design_loaded
is_design_modified
is_design_state_complete
```

**Designer Tcl Command Reference** 

## get\_design\_info

Tcl command; retrieves some basic details of your design. The result value of the command will be a string value.

```
get_design_info value
```

#### **Arguments**

value

Must be one of the valid string values summarized in the table below:

Value	Description
name	Design name. The result is set to the design name string.



Value	Description
family	Silicon family. The result is set to the family name.
design_path	Fully qualified path of the design file. The result is set to the location of the .adb file. If a design has not been saved to disk, the result will be an empty string. This command replaces the command get_design_filename.
design_folder	Directory (folder) portion of the design_path.
design_file	Filename portion of the design_path.
cwdir	Current working directory. The result is set to the location of the current working directory
die	Die name. The result is set to the name of the selected die for the design. If no die is selected, this is an empty string.
Package	Package. The result is set to the name of the selected package for the design. If no package is selected, this is an empty string.
Speed	Speed grade. The result is set to the speed grade for the design. If no speed grade is selected, this is an empty string.

## **Supported Family**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Exceptions**

- · Returns an error if a design is not loaded.
- · Returns an error if more than one argument is passed.
- Returns an error if the argument is not one of the valid values.

#### **Example**

The following example uses get\_design\_info to display the various values to the screen.

```
if { [ is_design_loaded ] } {
   puts "Design is loaded."
   set bDesignLoaded 1
} else {
   puts "No design is loaded."
   set bDesignLoaded 0
}
if { $bDesignLoaded != 0 } {
   set var [ get_design_info NAME ]
   puts " DESIGN NAME:\t$var"
   set var [ get_design_info FAMILY ]
   puts " FAMILY:\t$var"
```



```
set var [ get_design_info DESIGN_PATH ]
  puts " DESIGN PATH: \t$var"
  set var [ get_design_info DESIGN_FILE ]
 puts " DESIGN FILE:\t$var"
  set var [ get_design_info DESIGN_FOLDER ]
 puts " DESIGN FOLDER:\t$var"
  set var [ get_design_info CWDIR ]
 puts " WORKING DIRECTORY: $var"
  set var [ get_design_info DIE ]
  puts " DIE:\t$var"
  set var [ get_design_info PACKAGE ]
 puts " PACKAGE:\t'$var'"
  set var [ get_design_info SPEED ]
 puts " SPEED GRADE: \t$var"
  if { [ is_design_modified ] } {
   puts "The design is modified."
  } else {
   puts "The design is unchanged"
puts "get_design.tcl done"
```

#### See Also

```
get_design_filename
is_design_loaded
is_design_modified
is_design_state_complete
```

**Designer Tcl Command Reference** 

## get\_out\_of\_date\_files

Tcl command; audits all files returns a list of filenames that are out of date; each filename is separated by a space. The command returns a string of file names that are out of date separated by a space i.e. file1 file2 ...

It returns empty string if all files are current.

This command ignores the Audit settings in your ADB file.

```
get_out_of_date_files
```

#### **Arguments**

None

## **Supported Family**

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

#### **Example**

The following code returns a list of filenames that are out of date.

```
get_out_of_date_files
```

#### See Also

are\_all\_source\_files\_curent



is\_source\_file\_current

**Designer Tcl Command Reference** 

## import\_aux

Tcl command; imports the specified auxiliary file into the design. Equivalent to executing the <a href="Import Auxiliary Files">Import Auxiliary Files</a> command from the File menu.

```
import_aux
-format file_type-partial_parse value
-start_time value
-end_time value
-auto_detect_top_level_name value
-top_level_name value
-glitch_filtering value
-glitch_threshold value

filename
```

## **Arguments**

```
-format file_type
```

Specifies the file format of the file to import. You can import one of the following types of files: pdc, sdc, pin, dcf, saif, vcd, or crt.

```
-partial_parse {value}
```

Specifies whether to partially parse the \*.vcd file. The following table shows the acceptable values for this argument:

Value	Description
true	Partially parses the *.vcd file
false	Does not partially parse the *.vcd file

```
-start_time {value}
```

This option is available only if <code>-partially\_parse</code> is set to <code>true</code>. Specifies the start time (in ns) to partially parse the \*.vcd file.

```
-end_time {value}
```

This option is available only if -partially\_parse is set to *true*. Specifies the end time (in ns) to partially parse the \*.vcd file.

```
-auto_detect_top_level_name {value}
```

Specifies whether to automatically detect the top-level name. The following table shows the acceptable values for this argument:

Value	Description
true	Automatically detects the top-level name
false	Does not automatically detect the top-level name



```
-top_level_name top_level_name
```

Specifies the instance name of your design in the simulation testbench when you import a VCD or SAIF file.

When importing a VCD file, the automatic *top\_level\_name* detection is available. If the -top\_level\_name option is not specified, SmartPower will try to automatically detect the top level name.

When importing a SAIF file, the automatic *top\_level\_name* detection is not available and -top\_level\_name is a required argument.

To identify the top\_level\_name for SAIF and VCD files manually, refer to <u>Importing a VCD file</u> and <u>Importing a SAIF file</u>.

```
-glitch_filtering {value}
```

Specifies whether to use glitch filtering. The following table shows the acceptable values for this argument:

Value	Description
true	Glitch filtering is on
auto	Enables automatic glitch filtering. This option will ignore any value specified in -glitch_threshold
false	Glitch filtering is off

```
-glitch_threshold {value}
```

This option is only available when <code>-glitch\_filtering</code> is set to <code>true</code>. Specifies the glitch filtering value in ps.

filename

Specifies the name of the auxiliary file to import.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

- Auxiliary files are not audited and are handled as one-time data-entry or data-change events, similar to
  entering data using one of the interactive editors (for example, PinEditor or SmartTime).
- If you import the SDC file as an auxiliary file, you do not have to re-compile your design. However, auditing is disabled when you import auxiliary files, and Designer cannot detect the changes to your SDC file(s) if you import them as auxiliary files.

## **Examples**

```
import_aux -format sdc file.sdc
import_aux -format pdc file.pdc
import_aux -format vcd file.vcd // automatic detection of top level name
import_aux -format vcd -glitch_filter 10 // filter out glitches that are 10 ps or less
import_aux -format saif -top_level_name "top" file.saif
```

#### See Also

import\_source

Importing auxiliary files

Importing source files

**Importing files** 

Tcl documentation conventions



#### Designer Tcl Command Reference

## import\_source

Tcl command; imports the specified source file into the design. Equivalent to executing the <u>Import Source</u> Filecommand from the File menu in Designer.

All source files must be specified on one command line.

```
import_source [-merge_timing value][-merge_physical value][-merge_all value][-format
file_type][-abort_on_error value][-top_entity][-edif -edif_flavor value]filename
```

#### **Arguments**

-merge\_timing value

Specifies whether to preserve all existing timing constraints when you import an SDC file. Same as selecting or unselecting the "Keep existing timing constraints" check box in the Import Files dialog box. The following table shows the acceptable values for this option:

Value	Description
yes	Designer merges the timing constraints from the imported SDC file with the existing constraints saved in the constraint database. If there is a conflict, the new constraint has priority over the existing constraint.
no	All existing timing constraints are replaced by the constraints in the newly imported SDC file.

-merge\_physical value

Specifies whether to preserve all existing physical constraints when you import a PDC file. Same as selecting or unselecting the "Keep existing physical constraints" check box in the Import Files dialog box. The following table shows the acceptable values for this option:

Value	Description
yes	Designer preserves all existing physical constraints that you have entered either using one of the MVN tools (ChipPlanner, PinEditor, or the I/O Attribute Editor) or a previous GCF or PDC file. The software resolves any conflicts between new and existing physical constraints and displays the appropriate message.
no	All existing physical constraints are replaced by the constraints in the newly imported GCF or PDC file.

-merge\_all value

Specifies whether to preserve all existing physical and timing constraints when you import an SDC and/or a PDC file. Same as selecting or unselecting the "Keep existing physical constraints" and "Keep existing timing constraints" check boxes in the Import Files dialog box. The following table shows the acceptable values for this option:

Value	Description
yes	Designer preserves all existing physical constraints that you have entered



Value	Description
	either using one of the MVN tools (ChipPlanner, PinEditor, or the I/O Attribute Editor) or a previous GCF or PDC file. The software resolves any conflicts between new and existing physical constraints and displays an appropriate message. Any existing timing constraints from your ADB are merged with the new information from your imported files. New constraints override any existing timing constraints whenever there is a conflict
no	All the physical constraints in the newly imported GCF or PDC files are used. All pre-existing physical constraints are lost. Existing timing constraints from the ADB are replaced by the new timing constraints from your imported file.

```
-format file_type
```

Specifies the file format of the file to import. You can import one of the following types of files: adl, edif, verilog, vhdl, gcf, pdc, sdc, or crt.

Note: Refer to Importing source files to know the formats supported for each family.

```
-abort_on_error value
```

Aborts a PDC file if it encounters an error during import. Possible values are

Value	Description
yes	Designer aborts on error.
no	Designer ignores the error and continues.

```
-top_entity
```

Specifies the top entity to a VHDL file.

```
-edif edif_flavor value
```

Specifies the type of netlist. It can be edif, viewlogic, or mgc.

filename

Specifies the name of the source file to import.

## **Supported Families**

SmartFusion, IGLOO, ProASIC3 and Fusion

## **Exceptions**

Your script -merge options vary according to family as shown below:

- The -merge\_timing, -merge\_physical, and -merge\_all arguments are available for IGLOO, Fusion and ProASIC3 families.
- For IGLOO, Fusion, ProASIC3:

```
import_source -merge_physical yes/no -merge_timing yes/no ...
import_source -merge_all yes/no ...
import_source -merge yes/no ...
```



The -merge\_all and -merge options map to both -merge\_physical and -merge\_timing options for these families.

## **Examples**

Consider the following sample scripts:

```
import_source \
-merge_physical "no" \
-merge_timing "yes"
 -format "EDIF" -edif_flavor "GENERIC" \
 {.\designs\mydesign.edn} \
-format "sdc" \
 {.\designs\mydesign.sdc} \
-format "pdc" -abort_on_error "no" \
{.\designs\mydesign.pdc}
import_source \
-merge_physical "no" \
-format "verilog" \
 {mydesign.v}
import_source \
  -merge_physical "no" \
  -merge_timing "no" \
  -format "vhdl" -top_entity "aclass" \
   {C:/mynetlist.vhd}
import_source \
  -merge_physical "no" \
  -merge_timing "no" \
  -format "adl" {mydesign.adl}
```

#### See Also

import\_aux

Importing auxiliary files

**Importing source files** 

Importing files

Tcl documentation conventions

Designer Tcl Command Reference

# ioadvisor\_apply\_suggestion

Tcl command; applies the suggestions for the selected attribute to the selected I/O(s).

```
ioadvisor_apply_suggestion -attribute {value} -io {value}
```

#### **Arguments**

```
-attribute{value}
```

This specifies the attribute for which the values will be applied. The following table shows the acceptable values for this argument:



Value	Description
outdrive	Applies suggested outdrive values
slew	Applies suggested slew values

```
-io {value}
```

This selects the I/Os for which the suggestion will be applied. To select multiple I/Os, use -io {value} for each I/O.

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

The following code applies the suggested outdrive values for two I/Os.

```
\verb|ioadvisor_apply_suggestion - attribute{outdrive} - \verb|io{nPWM_out_pad}| - \verb|io{PWM_out_pad}| \\
```

#### See Also

```
ioadvisor_commit
ioadvisor_restore
ioadvisor_restore_initial_value
ioadvisor_set_outdrive
ioadvisor_set_outputload
ioadvisor_set_slew
Designer Tcl Command Reference
```

## ioadvisor commit

Tcl command; saves all changes in the I/O Advisor.

```
ioadvisor_commit
```

#### **Arguments**

None

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

The following code saves all changes in the I/O Advisor:

```
ioadvisor_commit
```

#### See Also

```
ioadvisor_apply_suggestion
ioadvisor_restore
ioadvisor_restore_initial_value
ioadvisor_set_outdrive
ioadvisor_set_outputload
ioadvisor_set_slew
Designer Tcl Command Reference
```



## ioadvisor\_restore

Tcl command; restores the I/O Advisor to the initial state. All changes not committed will be lost.

ioadvisor\_restore

#### **Arguments**

None

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

The following code restores the I/O Advisor to the initial state:

ioadvisor\_restore

#### See Also

```
ioadvisor_apply_suggestion
ioadvisor_commit
ioadvisor_restore_initial_value
ioadvisor_set_outdrive
ioadvisor_set_outputload
ioadvisor_set_slew
Designer Tcl Command Reference
```

# ioadvisor\_restore\_initial\_value

Tcl command; sets the current value for the selected attribute and I/Os to the initial value.

```
ioadvisor_restore_initial_value -attribute {value} -io {value}
```

#### **Arguments**

-attribute{value}

This specifies the attribute for which the values will be restored. The following table shows the acceptable values for this argument:

Value	Description
outdrive	Restores initial outdrive values
output_load	Restores initial output load values
slew	Restores initial slew values

```
-io {value}
```

This selects the I/Os for which the initial values will be restored. To select multiple I/Os, use -io {value} for each I/O.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.



#### **Example**

The following code restores the initial outdrive values for two I/Os.

```
ioadvisor_restore_initial_value -attribute{outdrive} -io{nPWM_out_pad} -io{PWM_out_pad}
```

#### See Also

```
ioadvisor_apply_suggestion
ioadvisor_commit
ioadvisor_restore
ioadvisor_set_outdrive
ioadvisor_set_outputload
ioadvisor_set_slew
Designer Tcl Command Reference
```

# ioadvisor\_set\_outdrive

Tcl command; sets the outdrive for the selected I/Os.

```
ioadvisor_set_outdrive -io {value} -outdrive {value}
```

#### **Arguments**

```
-io {value}
```

This selects the I/Os for which the outdrive will be set. To select multiple I/Os, use  $-io \{value\}$  for each I/O.

```
-outdrive {value}
```

This specifies the outdrive for the selected I/Os. The outdrive must be a positive integer value within the list of possible outdrives of the I/Os.

## Supported Families

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

The following code sets the outdrive for two I/Os.

```
ioadvisor_set_outdrive -io{nPWM_out_pad} -io{PWM_out_pad} -outdrive{5}
```

#### See Also

```
ioadvisor_apply_suggestion
ioadvisor_commit
ioadvisor_restore
ioadvisor_restore_initial_value
ioadvisor_set_outputload
ioadvisor_set_slew
Designer Tcl Command Reference
```

## ioadvisor\_set\_outputload

Tcl command; sets the output load for the selected I/Os.

```
ioadvisor_set_outputload -io {value} -outload {value}
```

#### **Arguments**

```
-io {value}
```



This selects the I/Os for which the output load will be set. To select multiple I/Os, use -io {value} for each I/O.

```
-outload {value}
```

This specifies the output load for the selected I/Os.The output load must be a positive integer value.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

The following code sets the output load for two I/Os.

```
ioadvisor_set_outputload -io{nPWM_out_pad} -io{PWM_out_pad} -outload{5}
```

#### See Also

```
ioadvisor_apply_suggestion
ioadvisor_commit
ioadvisor_restore
ioadvisor_restore_initial_value
ioadvisor_set_outdrive
ioadvisor_set_slew
Designer Tcl Command Reference
```

# ioadvisor\_set\_slew

Tcl command; sets the slew for the selected I/Os.

```
ioadvisor_set_slew -io {value} -slew {value}
```

### **Arguments**

```
-io {value}
```

This selects the I/Os for which the slew will be set. To select multiple I/Os, use -io {value} for each I/O. -set\_slew {value}

This specifies the slew for the selected I/Os.The following table shows the acceptable values for this argument:

Value	Description	
high	The slew is set to high.	
low	The slew is set to low. This option is not available for all I/Os.	

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Example**

The following code sets the slew for two I/Os.

```
ioadvisor_set_slew -io{nPWM_out_pad} -io{PWM_out_pad} -slew{high}
```

#### See Also

ioadvisor\_apply\_suggestion



```
ioadvisor_commit
ioadvisor_restore
ioadvisor_restore_initial_value
ioadvisor_set_outdrive
ioadvisor_set_outputload
Designer Tcl Command Reference
```

## is\_design\_loaded

Tcl command; returns a Boolean value (0 for false, 1 for true) indicating if a design is loaded in the Designer software. True is returned if a design is currently loaded.

```
is_design_loaded
```

## **Arguments**

None

#### **Supported Family**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Description**

Some Tcl commands are valid only if a design is currently loaded in Designer. Use the 'is\_design\_loaded' command to prevent runtime errors by checking for this before invoking the commands.

## **Exceptions**

The command will return an error if arguments are passed.

## **Example**

The following code will determine if a design has been loaded.

```
set bDesignLoaded [ is_design_loaded ]
if { $bDesignLoaded == 0 } {
  puts "No design is loaded."
}
```

#### See Also

```
get_design_filename
get_design_info
is_design_modified
is_design_state_complete
Designer Tcl Command Reference
```

# is\_design\_modified

Tcl command; returns a Boolean value (0 for false, 1 for true) indicating if a design has been modified in the Designer software. True is returned if a design has been modified.

```
is_design_modified
```

## **Arguments**

None



### **Supported Family**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

Some Tcl commands are valid only if a design has been modified in Designer. Use the is\_design\_modified command to prevent runtime errors by checking for this before invoking the commands.

#### **Exceptions**

Returns an error if arguments are passed.

## **Example**

The following code will determine if a design has been modified.

```
set bDesignModified [ is_design_modified ]
if { $bDesignModified == 0 } {
  puts "Design has not been modified."
}
```

#### See Also

```
get_design_filename
get_design_info
is_design_loaded
is_design_state_complete
Designer Tcl Command Reference
```

# is\_design\_state\_complete

Tcl command; returns a Boolean value (0 for false, 1 for true) indicating if a specific design state is valid. True is returned if the specified design state is valid.

```
is_design_state_complete value
```

## **Arguments**

#### value

Must be one of the valid string values summarized in the table below:

Value	Description
SETUP_DESIGN	The design is loaded and the family has been specified for the design
DEVICE_SELECTI ON	The design has completed device selection (die and package). This corresponds to having successfully called the set_device command to set the die and package
NETLIST_IMPORT	The design has imported a netlist
COMPILE	The design has completed the compile command
LAYOUT	The design has completed the layout command
BACKANNOTATE	The design has exported a post-layout timing file (e.g.SDF)



Value	Description
PROGRAMMING_ FILES	The design has exported a programming file (e.g. AFM)

#### **Supported Family**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

Certain commands can only be used after Compile or Layout has been completed. The is\_design\_state\_complete command allows a script to check the design state before calling one of these state-limited commands.

## **Exceptions**

The command will return an error if a design is not loaded.

The command will return an error if more than one argument is passed.

The command will return an error if the argument is not one of the valid values.

## **Example**

The following code runs layout, but checks that the design state for layout is complete before calling backannotate.

```
layout -timing_driven
set bLayoutDone [ is_design_state_complete LAYOUT ]
if { $bLayoutDone != 0 } {
   backannotate -name {mydesign_ba} -format "SDF" -language "verilog"
   }
}
```

#### See Also

```
compile
get_design_filename
get_design_info
is_design_loaded
is_design_modified
layout
set_design
set_device
```

**Designer Tcl Command Reference** 

# is\_source\_file\_current

Tcl command; audits the source file and determines whether or not the file is out of date / imported into the workspace. Returns '0' if file\_name is out of date or has not been imported into the workspace, and returns '1' if file\_name is current.

This command ignores the Audit settings in your ADB file.

```
is_source_file_current(filename)
```



### **Arguments**

filename is the path to the source file

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

The following code determines whether or not the file has been imported into the workspace.

```
is_source_file_current (./hdl/adder.vhd)
```

#### See Also

```
are_all_source_files_curent
get_out_of_date_files
```

**Designer Tcl Command Reference** 

# layout - SmartFusion, IGLOO, ProASIC3 and Fusion

Tcl command is identical to the layout command in the Designer GUI. Refer to the <u>Advanced Layout Options</u> <u>below</u> for more information.

```
layout
[-timing_driven | -standard]
[-power_driven value]
[-run_placer value]
[-place_incremental value]
[-run_router value]
[-route_incremental value]
```

#### **Arguments**

```
-timing_driven|-standard
```

Sets layout mode to be timing driven or standard (non-timing driven). The default is -timing\_driven or the mode used in the previous layout command.

```
-power_driven value
```

The following table shows the acceptable values for this argument:

Value	Description
off	Does not run power-driven layout. This is the default.
on	Enables power-driven layout

```
-place_incremental value
```

The following table shows the acceptable values for this argument:

Value	Description
off	Discards previous placement. This is the default.
on	Sets the previous placement as the initial starting point
fix	Sets the previously placed macros' locations as "fixed" and continues to place the remaining ones



-route\_incremental *value* 

The following table shows the acceptable values for this argument:

Value	Description
off	Skips incremental mode, discards previous information. This is the default.
on	Invokes incremental routing and sets the previous routing information as the initial starting point

-run\_placer value

The following table shows the acceptable values for this argument:

Value	Description
on	Invokes placement. This is the default.
off	Skips placement

-run\_router value

The following table shows the acceptable values for this argument:

Value	Description	
on		Invokes routing if placement is successful. This is the default.
off	Skips routing	

## layout - Advanced Options for SmartFusion, IGLOO, ProASIC3 and Fusion

This is equivalent to executing commands within the Advanced Layout Options dialog box.

```
[-placer_high_effort value]
[-seq_opt value]
[-mindel_repair value]
[-placer_seed value]
[-show_placer_seed]
```

#### **Arguments**

-placer\_high\_effort *value* 

The following table shows the acceptable values for this argument:

Value	Description	
off	Disables physical synthesis of combinational logic. This is the default.	
on	Enables physical synthesis of combinational logic	

-seq\_opt value



The following table shows the acceptable values for this argument:

Value	Description	
off	Disables physical synthesis of sequential logic. This is the default.	
on	Enables physical synthesis of sequential logic in high-effort mode	

```
-mindel_repair value
```

The following table shows the acceptable values for this argument:

Value	Description	
off	Does not run minimum delay violations repair. This is the default.	
on	Enables repair of minimum delay violations during route	

```
-placer_seed value
```

An integer value that you can set to change the initial random seed number for the placement.

```
-show_placer_seed value
```

Causes Layout to display the initial random seed number used for the placement.

## **Example**

```
layout
layout -place_incremental FIX -route_incremental ON
layout -placer_high_effort ON
layout -run_placer OFF -route_incremental ON -mindel_repair ON
layout -timing_driven -power_driven ON
layout -placer_seed 120
```

#### See Also

Place and Route (Layout)

SmartFusion, IGLOO, ProASIC3 and Fusion Advanced Place and Route (Layout) Options

**Designer Tcl Command Reference** 

## new\_design

Tcl command; creates a new design. You need all three arguments for this command. This command will set up the Designer software for importing design source files

```
new_design -name design_name -family family_name -path pathname -block value
```

## **Arguments**

```
-name design_name
```

The name of the design. This is used as the base name for most of the files generated from Designer.

```
-family family_name
```

The Microsemi SoC device family for which the design is being targeted.

```
-path path_name
```

The physical path of the directory in which the design files will be created.

```
block value
```

Enables or disables Block mode. The following table shows the acceptable values for this option:



Value	Description
on	Enables Block mode
off	Disables Block mode

See the Tcl Commands and Supported Families table for the list of families that support this command.

### **Example**

#### See Also

close\_design
open\_design
save\_design
set\_design

**Designer Tcl Command Reference** 

# open\_design

Tcl command; opens an existing design into the Designer software.

```
open_design file_name
```

Note: All previously open designs must be closed before opening a new design.

## **Arguments**

file\_name

The complete .adb file path. If the complete path is not provided, then the directory is assumed to be the current working directory.

#### Supported Families

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.



### **Example**

Example 1: Opens an existing design from the file "test.adb" in the current folder.

```
open_design {test.adb}
```

Example 2: Design creation and catch failures.

#### See Also

close\_design
new\_design
save\_design

**Designer Tcl Command Reference** 

# pin\_assign

Tcl command; use to either assign the named pin to the specified port or assign attributes to the specified port. This command has two syntax formats. The one you use depends on what you are trying to do. The first syntax format assigns the named pin to the specified port . The second one assigns attributes to the specified port.

```
pin_assign [-nofix] -port portname -pin pin_number
pin_assign -port portname [-iostd value][-iothresh value][-outload value][-slew value][-
res_pull value]
```

#### **Arguments**

-nofix

Unlocks the pin assignment (by default, assignments are locked).

-port portname

Specifies the name of the port to which the pin is assigned.

pin *pin\_number* 

Specifies the alphanumeric number of the pin to assign.

-iostd value

Sets the I/O standard for this pin. Choosing a standard allows the software to set other attributes such as the slew rate and output loading. If the voltage standard used with the I/O is not compatible with other I/Os in the I/O bank, then assigning an I/O standard to a port will invalidate its location and automatically unassign the I/O. The following table shows the acceptable values for the supported devices:

Use the I/O Standards table to see which I/O standards can be applied to each family:

I/O Standard	IGL00	Fusion	ProASIC3
CMOS			
CUSTOM			
GTLP25	IGLOOe only	х	ProASIC3E and ProASIC3L



I/O Standard	IGLOO	Fusion	ProASIC3
			only
GTLP33	IGLOOe only	Х	ProASIC3E and ProASIC3L only
GTL33	IGLOOe only	X	ProASIC3E and ProASIC3L only
GTL25	IGLOOe only	X	ProASIC3E and ProASIC3L only
HSTL1	IGLOOe only	X	ProASIC3E and ProASIC3L only
HSTLII	IGLOOe only	Х	ProASIC3E and ProASIC3L only
LVCMOS33	x	х	X
LVCMOS25	IGLOOe only	х	X
LVCMOS25_50	x	х	X
LVCMOS18	X	Х	X
LVCMOS15	x	х	X
LVCMOS12	X		ProASIC3L only
LVTTL	x	х	X
TTL	x	х	X
PCI	х	х	X
PCIX	х	х	X
SSTL2I	IGLOOe only	X	ProASIC3E and ProASIC3L only
SSTL2II	IGLOOe only	Х	ProASIC3E and ProASIC3L only
SSTL3I	IGLOOe only	Х	ProASIC3E and ProASIC3L only
SSTL3II	IGLOOe only	X	ProASIC3E and ProASIC3L only

Note: The LVDS and LVPECL I/O standards cannot be set through a script.

-iothresh *value* 

Sets the compatible threshold level for inputs and outputs. The default I/O threshold is based upon the I/O standard. You can set the I/O Threshold independently of the I/O specification in the PinEditor tool by



selecting **CUSTOM** in the I/O Standard cell. The following table shows the acceptable values for the supported devices:

Value	Description
CMOS	RTSX-S devices only. An advanced integrated circuit (IC) manufacturing process technology for logic and memory, characterized by high integration, low cost, low power, and high performance. CMOS logic uses a combination of p-type and n-type metal-oxide-semiconductor field effect transistors (MOSFETs) to implement logic gates and other digital circuits found in computers, telecommunications, and signal processing equipment.
LVTTL	(Low-Voltage TTL) A general purpose standard (EIA/JESDSA) for 3.3V applications. It uses an LVTTL input buffer and a push-pull output buffer.
PCI	A computer bus for attaching peripheral devices to a computer motherboard in a local bus. This standard supports both 33 MHz and 66 MHz PCI bus applications. It uses an LVTTL input buffer and a pushpull output buffer. With the aid of an external resistor, this I/O standard can be 5V-compliant for most families, excluding SmartFusion, IGLOO, ProASIC3 and Fusion families.

Note: The -iothresh attribute is also referred to as "Loading" in some families.

-slew value

Sets the output slew rate. Slew control affects only the falling edges. Rising edges are not affected. This attribute is only available for LVTTL, PCI, and PCI outputs. For LVTTL, it can either be high or low. For PCI and PCIX, it can only be set to high. The following table shows the acceptable values for the supported devices (SmartFusion, IGLOO, ProASIC3, Fusion):

Value	Description
high	Sets the I/O slew to high
low	Sets the I/O slew to low

-res\_pull *value* 

Allows you to include a weak resistor for either pull-up or pull-down of the input buffer. The following table shows the acceptable values for the supported devices (SmartFusion, IGLOO, ProASIC3, Fusion):

Value	Description
up	Includes a weak resistor for pull-up of the input buffer
down	Includes a weak resistor for pull-down of the input buffer
none	Does not include a weak resistor



```
-out_load value
```

Indicates the output-capacitance value based on the I/O standard selected. This option is not available in software. This attribute determines what Timer will use as the loading on the output pin and applies only to outputs. You can enter a capacitive load as an integral number of picofarads (pF). The default is 35pF. This attribute is available only for the following devices: SmartFusion, ProASIC3, Fusion.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

You must use pin\_commit after the pin\_assign command to save the changes to your design:

```
pin_assign -port usw0 -pin A2
pin_commit

pin_assign -port usw0 -iostd LVTTL -slew low -res_pull down
pin_commit
```

Note: To use a name with special characters such as square brackets [], you must put the entire name between curly braces {} or put a slash character \ immediately before each square bracket as shown in the following examples.

Note: The following example shows a port name enclosed with curly braces:

Note: The next example shows each square bracket preceded by a slash:

```
pin_assign -port LFSR_OUT\[15\] -iostd lvttl -slew High
```

#### See Also

```
pin_commit
pin_fix
pin_unassign
```

Tcl documentation conventions

**Designer Tcl Command Reference** 

## pin\_commit

Tcl command; saves the pin assignments to the design (.adb) file.

```
pin_commit
```

## **Arguments**

None

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

To save pin assignments in your design, you must add the pin\_commit command to the end of the script: pin\_commit

#### See Also

```
pin_fix
pin_unfix
pin_assign
```



pin\_unassign

Tcl documentation conventions

**Designer Tcl Command Reference** 

# pin\_fix

Tcl command; locks the pin assignment for the specified port, so the pins cannot be moved during placeand-route.

```
pin_fix -port portname
```

## **Arguments**

-port portname

Specifies the name of the port to which the pin must be locked at its assigned location.

Note: You can assign only one pin to a port

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Description**

Fixed pins are locked pins. You cannot move locked pins during place-and-route.

## **Examples**

You must use pin\_commit after the pin\_fix command to save the changes to your design:

```
pin_fix -port clk
pin_commit
```

#### See Also

pin\_commit

pin\_unfix

pin\_assign

pin\_unassign

Tcl documentation conventions

**Designer Tcl Command Reference** 

# pin\_fix\_all

Tcl command; locks all the assigned pins on the device so they cannot be moved during place-and-route.

```
pin_fix_all
```

#### **Arguments**

None

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.



#### **Description**

Fixed pins are locked pins. This command locks all the pins in your design. You cannot move locked pins during place-and-route.

## **Example**

You must use pin\_commit after the pin\_fix\_all command to save the changes to your design:

```
pin_fix_all
pin_commit
```

#### See Also

```
pin_commit
pin_fix
pin_unfix
pin_assign
pin_unassign
Tcl documentation conventions
Designer Tcl Command Reference
```

# pin\_unassign

Tcl command; unassigns the pin from the specified port. The unassigned pin location is then available for other ports. (Only one pin can be assigned to a port.)

```
pin_unassign -port portname
```

## **Arguments**

```
-port portname
```

Specifies the name of the port for which the pin must be unassigned.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

```
You must use pin_commit after the pin_assign command to save the changes to your design:
```

```
pin_unassign -port "clk"
pin_commit
```

#### See Also

```
pin_commit
pin_fix
pin_fix_all
pin_unfix
pin_assign
pin_unassign
Tcl documentation conventions
Designer Tcl Command Reference
```



## pin\_unassign\_all

Tcl command; unassigns all the pins from all the ports so that all pin locations are available for assignment.

```
pin_unassign_all
```

#### **Arguments**

None

### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

## **Examples**

```
You must use pin_commit after the pin_assign_all command to save the changes to your design: pin_unassign_all pin_commit
```

#### See Also

```
pin_commit
pin_fix
pin_unfix
pin_assign
pin_unassign
Tcl documentation conventions
Designer Tcl Command Reference
```

## remove\_library

Tcl command; removes a VHDL library from your project.

```
remove_library
-library name
```

#### **Arguments**

```
-library name
```

Specifies the name of the library you wish to remove.

## **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

```
Remove (delete) a library called 'my_lib'. remove_library -library my_lib
```

#### See Also

Project Manager Tcl Command Reference

add\_library
rename\_library



## report

The report command provides you with frequently-used information in a convenient format.

You can generate several different types of reports using this command, including:

- report (Status)
- report (Timing) for SmartFusion2, SmartFusion, IGLOO, ProASIC3, Fusion families
- report (Timing violations) for SmartFusion2, SmartFusion, IGLOO, ProASIC3, Fusion families
- report (Pin)
- report (Flip-flop)
- report (I/O Bank)
- report (Global Usage)
- report (Power)

## set\_design

Tcl command; this set\_design command specifies the design name, family and path in which Designer will process the design. This step is absolutely required before importing the source files.

```
set_design -name design_name -family family_name -pathpath_name
```

Note: You need all three arguments for this command to set up your design.

### **Arguments**

```
-name design_name
```

The name of the design. This is used as the base name for most of the files generated from Designer.

```
-family family_name
```

The device family for which the design is being targeted.

```
-path path_name
```

The physical path of the directory in which the design files will be created.

#### **Supported Families**

See the Tcl Commands and Supported Families table for the list of families that support this command.

#### **Example**

#### Example 1: Sets up the design and checks if there are any errors

#### See Also

new\_design



set\_device

**Designer Tcl Command Reference** 

## set\_device

Tcl command; the set\_device command specifies the type of device and its parameters. You must specify at least one option for this command. Some of the options may not apply for certain families that do not support the features.

set\_device -family family\_name -die die\_name -package package\_name -speed speed\_grade -voltage voltage -voltrange volt\_range -temprange temp\_range -iostd default\_io\_std -pci value -jtag value -probe value -trst value -radexp value -vcci\_1.2\_voltrange value -vcci\_1.5\_voltrange value -vcci\_1.8\_voltrange value -vcci\_2.5\_voltrange value -vcci\_3.3\_voltrange value -vcci\_3.3\_widerange value

## **Arguments**

```
-family family_name
```

Specifies the name of the FPGA device family.

-die die\_name

Specifies the part name.

-package package\_name

Specifies the selected package for the device.

-speed speed\_grade

Specifies the speed grade of the part.

-voltage voltage

Specifies the core voltage of the device. You can also use it to define the I/O voltage of the part. For example, if you are using a RTSX with a 3.3 to 2.5 voltage, you can use

-voltage 3.3/2.5

```
-voltrange volt\_range
```

Specifies the voltage range to be applied for the device. It is generally MIL, COM and IND denoting Military, Commercial and Industrial respectively.

Alternatively, you can also specify custom values for Best, Typical, and Worst: -voltrange "1.60 1.50 1.40"

```
-temprange temp_range
```

Specifies the temperature range to be applied for the device. Temperature ranges are MIL, COM and IND denoting Military, Commercial and Industrial respectively. Automotive applications generally use the Automotive, TGrade1, or TGrade2 temperature range.

```
-iostd default_io_std
```

Specifies the default I/O standard of the part.

```
-pci value
```

Used if the device needs to configure the I/Os for PCI specification. This parameter is equivalent to setting your I/O attributes to PCI in the <u>Project Settings</u>. Values are summarized in the table below.

Value	Description
yes	Device is configured for PCI specification
no	Device is not configured for PCI specification

<sup>-</sup>jtag *value* 

Specifies if pins need to be reserved for JTAG. Values are summarized in the table below.



Value	Description
yes	Pins are reserved for JTAG
no	Pins are not reserved for JTAG

-probe value

Specifies if the pins need to be preserved for probing. Values are summarized in the table below.

Value	Description	
yes	Pins are preserved for probing	
no	Pins not preserved for probing	

-trst *value* 

Specifies if the pins need to be reserved for JTAG test reset. Values are summarized in the table below.

Value	Description	
yes	Pins are preserved for JTAG test reset	
no	Pins are not preserved for JTAG test reset	

-radexp value

Specifies the radiation value (in Krad) for radiation tolerant devices.

Specifies the voltage range for VCCIx.x. Values are summarized in the table below.

Value	Description
MIL	Sets the voltage range for VCCIx.x to Military
СОМ	Sets the voltage range for VCCIx.x to Commercial
IND	Sets the voltage range for VCCIx.x to Industrial

Alternatively, you can also specify custom values for Best, Typical, and Worst:  $-vcci_x.x_voltrange "1.26 1.20 1.14"$ 

-vcci\_1.2\_widerange value

Specifies the voltage range for VCCI1.2 as wide range. Values are summarized in the table below.

Value	Description	
yes	Specifies the voltage range for VCCI1.2 as wide range and sets the def variable IS_VCCI_1.2_WR as "1"	
no	Does not specify the voltage range for VCCI1.2 as wide range	

-vcci\_3.3\_widerange *value* 

Specifies the voltage range for VCCI3.3 as wide range. Values are summarized in the table below.



Value	Description	
yes	Specifies the voltage range for VCCI3.3 as wide range and sets the def variable IS_VCCI_3.3_WR as "1"	
no	Does not specify the voltage range for VCCI3.3 as wide range	

See the <u>Tcl Commands and Supported Families</u> table for the list of families that support this command.

## **Example**

#### Example 1: Setting up a design.

```
set_device -die "APA075" -package "208 PQFP" -speed "STD" -voltage "2.5" \
-jtag "yes" -trst "yes" -temprange "COM" -voltrange "COM"\
-vcci_1.2_voltrange "COM" -vcci_1.2_widerange "no" -vcci_1.5_voltrange "1.60 1.50 1.40"
```

#### See Also

new\_design set\_design

**Designer Tcl Command Reference** 



# **Additional Tcl Commands**

# nvm\_update\_serialization\_client

This command updates an existing serialization client in the SmartFusion2 and IGLOO2 eNVM.

```
nvm_update_serialization_client -params {parm:value} [-params {parm:value}]
```

This command is usually put in a configuration "\*.cfg" file and passed as an argument to the script parameter of the run\_tool command.

```
run_tool -name {UPDATE_ENVM} -script "update.cfg"
```

#### **Parameter and Parameter Values**

The following table lists the parameter name and values for this command.

Parameter	Туре	Value	Description
client_name	String	valid string	Specifies the name of the eNVM serialization client to update
number_of_words	Integer	Decimal**	Specifies the number of words
use_for_simulation	Boolean	0   1	Specifies whether or not the serialization client is used for simulation
base_address	Integer	HEX numeral**	Specifies the client base address
maximum_devices_to_pr ogram	Integer	See eNVM User Guide	Specify maximum devices to program
reprogram	Boolean	0   1	Specifies whether or not to re-program
content_from_file	Boolean	0   1	Specify the content from file
number_of_pages	Integer	Decimal**	Specify the number of pages
content_file	String	Valid string	Specify absolute or relative path to content file
content_file_format	String	{Decimal   Hexadecimal}	Specifies the content file format
jtag_read	Boolean	0   1	Specifies whether or not the serialization client is to be used for jtag_read



Parameter	Туре	Value	Description
			(Not for SmartFusion2 and IGLOO2)
jtag_write	Boolean	0 1	Specifies whether or not the serialization client is to be used for jtag_write (Not for SmartFusion2 and IGLOO2)
start_value	Integer	User input	Specifies the start value
step_value	Integer	User input	Specifies the step value
maximum_value	Integer	See eNVM User Guide**	Specifies the maximum value
use_as_rom	Boolean	0   1	Specifies whether or not the serialization client is to be used as ROM

<sup>\*\*</sup> eNVM address range and available number of words are device dependent. See the <u>eNVM Configuration</u> <u>User Guide</u> for details.

SmartFusion2, IGLOO2, SmartFusion

#### **Example**

```
nvm_update_serialization_client \
-client_name {d1} \
-maximum_devices_to_pgoram {6}
-maximum_value {12}
```

#### See Also

"run\_tool (SmartFusion2, IGLOO2, RTG4)" on page Error! Bookmark not defined.

# nvm\_update\_storage\_client

This command updates an existing data storage client in the SmartFusion2 and IGLOO2 eNVM.

```
nvm_update_storage_client -params {parm:value} [-params {parm:value}]
```

This command is usually put in a configuration "\*.cfg" file and passed as an argument to the script parameter of the run\_tool command.

```
run_tool -name {UPDATE_ENVM} -script "update.cfg"
```

#### **Parameter and Parameter Values**

The following table lists the parameter name and values for this command.

<sup>\*\*</sup> number\_of\_words available to users = Number of user pages \* BYTES\_PER\_PAGE \*8 / word\_size



Parameter	Туре	Value	Description
client_name	String	valid string	Specifies the name of the eNVM storage client to update
word_size	Integer	8   16   32	Specifies the number of bits for each word
number_of_words	Integer	User input value**	Specifies the number of words
use_for_simulation	Boolean	0   1	Specifies whether or not the data storage client is used for simulation
base_address	Integer	HEX numeral**	Specifies the client start address
retrieve_address	Boolean	0   1	Specifies whether or not the address is retrieved from a file
reprogram	Boolean	0   1	Specifies whether or not the data storage client is re-programmed
memory_file_format	String	{INTELHEX   MOTOROLAS, SIMPLEHEX   {BINARY}	Specifies the memory file format
memory_file	String	valid string	Specifies the absolute or relative path of the memory file
content_type	String or Integer	{MEMORY_FILE   STATIC_FILL   NO_CONTENT} or {0   1  2}	Specifies the content type
jtag_read	Boolean	0   1	Specifies whether or not the data storage client is to be used for jtag_read (Not for SmartFusion2 and IGLOO2)
jtag_write	Boolean	0   1	Specifies whether or not the data storage client is to be used for jtag_write (Not for SmartFusion2 and IGLOO2)
lock_address	Boolean	0   1	If set to 1, the start address of the client(s) is locked and cannot be changed during optimization.



Parameter	Туре	Value	Description
is_spare_page	Boolean	0   1	Specifies whether or not the client is a spare page (Not for SmartFusion2 and IGLOO2)
static_fill_pattern	String	The string consists of 0 and 1	Specifies the static fill pattern – 0 or 1.
use_as_rom	Boolean	0   1	Specifies whether or not the data storage client is to be used as ROM

<sup>\*\*</sup> eNVM address range and available number of words are device dependent. See the <u>eNVM Configuration</u> <u>User Guide</u> for details.

SmartFusion2, IGLOO2, SmartFusion

#### **Example**

```
nvm_update_storage_client \
-client_name {c1} \
-word_size 32
-number_of_words 512
```

#### See Also

"run\_tool (SmartFusion2, IGLOO2, RTG4)" on page Error! Bookmark not defined.

# update\_storage\_client

This command updates an existing uPROM storage client for the RTG4 uPROM.

```
nvm_update_storage_client -params {parm:value} [-params {parm:value}]
```

This command is usually put in a configuration "\*.cfg" file and passed as an argument to the script parameter of the run\_tool command.

```
run_tool -name {UPDATE_ENVM} -script "update.cfg"
```

#### **Parameter and Parameter Values**

The following table lists the parameter name and values for this command.

Parameter	Туре	Value	Description
client_name	String	valid string	Specifies the name of the uPROM data storage client to update
number_of_words	Integer	Decimal 1-10,400	Specifies the number of words (36 bits per word)

<sup>\*\*</sup> number\_of\_words available to users = Number of user pages \* BYTES\_PER\_PAGE \*8 / word\_size



Parameter	Туре	Value	Description
use_for_simulation	Boolean	0 1	Specifies whether or not the data storage client is used for simulation
base_address	Integer	HEX (0-0x289F)**	Specifies the client start address
retrieve_address	Boolean	0 1	Specifies whether or not the address is retrieved from a file
memory_file_format	String	{Microsemi Binary}	Specifies the memory file format
memory_file	String	valid string	Specifies the absolute or relative path of the memory file
content_type	String	{MEMORY_FILE   STATIC_FILL   NO_CONTENT}	Specifies the content type

<sup>\*\*</sup> number\_of\_words available to users = Number of user pages \* BYTES\_PER\_PAGE \*8 / word\_size

RTG4

## **Example**

```
update_storage_client \
    -client_name {inc_dat} \
    -number_of_words {10400} \
    -use_for_simulation {0} \
    -content_type {MEMORY_FILE} \
    -memory_file_format {Microsemi-Binary} \
    -memory_file "E:/no-IDE/rtg4_uprom_example/uprom1.mem" \
    -base_address {0}
```

#### See Also

"run\_tool (SmartFusion2, IGLOO2, RTG4)" on page Error! Bookmark not defined.

## **Example**

```
update_storage_client \
    -client_name {inc_dat} \
    -number_of_words {10400} \
    -use_for_simulation {0} \
    -content_type {MEMORY_FILE} \
    -memory_file_format {Microsemi-Binary} \
    -memory_file "E:/no-IDE/rtg4_uprom_example/uprom1.mem" \
    -base_address {0}
```



#### See Also

"run\_tool (SmartFusion2, IGLOO2, RTG4)" Error! Bookmark not defined.

## **Example**

```
update_storage_client \
    -client_name {inc_dat} \
    -number_of_words {10400} \
    -use_for_simulation {0} \
     -content_type {MEMORY_FILE} \
     -memory_file_format {Microsemi-Binary} \
     -memory_file "E:/no-IDE/rtg4_uprom_example/uprom1.mem" \
     -base_address {0}
```

#### See Also

"run\_tool (SmartFusion2, IGLOO2, RTG4)" Error! Bookmark not defined.



# **Product Support**

Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services.

## **Customer Service**

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From North America, call **800.262.1060**From the rest of the world, call **650.318.4460**Fax, from anywhere in the world **650. 318.8044** 

# **Customer Technical Support Center**

Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

# **Technical Support**

For Microsemi SoC Products Support, visit http://www.microsemi.com/products/fpga-soc/design-support/fpga-soc-support.

## Website

You can browse a variety of technical and non-technical information on the Microsemi SoC Products Group home page, at http://www.microsemi.com/soc/.

# Contacting the Customer Technical Support Center

Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by email or through the Microsemi SoC Products Group website.

#### **Email**

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is soc\_tech@microsemi.com.

#### My Cases

Microsemi SoC Products Group customers may submit and track technical cases online by going to My Cases.



#### Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support via email (soc\_tech@microsemi.com) or contact a local sales office. Visit About Us for sales office listings and corporate contacts.

# **ITAR Technical Support**

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc\_tech@microsemi.com. Alternatively, within My Cases, select **Yes** in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the ITAR web page.