

SmartDebug User Guide for SmartFusion[®]2, IGLOO[®]2, and RTG4[™] FPGAs

Introduction

Design debug is a critical phase of FPGA design flow. Microchip's SmartDebug tool complements design simulation by allowing verification and troubleshooting at the hardware level. SmartDebug provides access to non-volatile memory (eNVM), SRAM, SerDes, and probe capabilities. Microchip SmartFusion[®]2 System-on-chip (SoC) field programmable gate array (FPGA), IGLOO[®]2 FPGA, and RTG4[™] FPGA devices have built-in probe logic that greatly enhance the ability to debug logic elements within the device. SmartDebug accesses the built-in probe points through the Active Probe and Live Probe features, which enable designers to check the state of inputs and outputs in real-time without re-layout of the design.

Supported Families, Programmers, and Operating Systems

The following table lists the supported families, programmers, and operating systems that support SmartDebug.

Table 1. Supported Families, Programmers, and Operating Systems

Programming and Debug	SmartFusion2, IGLOO2, and RTG4
Programmers	FlashPro3, FlashPro4, FlashPro5, FlashPro6
Operating Systems	Windows 7, Windows 10, RHEL 6.x, RHEL 7.x, Cent OS 6, and Cent OS 7

Supported Tools

The following table lists device family support for SmartDebug tools.

SmartDebug Support per Device Family	SmartFusion2	IGLOO2	RTG4
Live Probes	Х	Х	Х
Active Probes	Х	Х	Х
Memory Debug	Х	Х	Х
Probe Insertion (available only through $Libero^{\texttt{®}}$ flow)	Х	Х	Х
View Flash Memory Content	Х	Х	
Debug SERDES	Х	Х	Х
FPGA Hardware Breakpoint (Needs FHB Auto Instantiation)	Х	Х	Х
Event Counter (Needs FHB Auto Instantiation)	Х	Х	Х
Frequency Monitor (Needs FHB Auto Instantiation)	Х	Х	Х

Note: "X" indicates the tool is supported.

Table of Contents

1.	Gettir	g Started with SmartDebug	4
	1.1.	Use Models	4
	1.2.	SmartDebug User Interface	4
	1.3.	Running SmartDebug in Demo Mode	
	1.4.	Creating Standalone SmartDebug Project	
	1.5.	Importing from a DDC File (created from Libero)	16
	1.6.	Selecting Devices for Debug	17
2.	Debu	gging	18
	2.1.	Debug FPGA Array	
	2.2.	Hierarchical View	18
	2.3.	Netlist View	20
	2.4.	Live Probes	
	2.5.	Active Probes	
	2.6.	Probe Grouping (Active Probes Only)	
	2.7.	Memory Blocks	
	2.8	Probe Insertion (Post-I avout)	38
	2.9	Event Counter	40
	2 10	Frequency Monitor	45
	2 11	FPGA Hardware Breakpoint Auto Instantiation	50
	2 12	User Clock Frequencies	
	2 13	Pseudo Static Signal Polling	
	2 14	Debug SERDES (SmartEusion2 IGLOO2 and RTG4)	60
	2.15	Debug SERDES – Loopback Test	
	2.16	Debug SERDES – PRBS Test	
	2.17.	Debug SERDES – PHY Reset	68
2	Smort		60
э.	Sman		
4.	Frequ	ently Asked Questions	70
	4.1.	Embedded Flash Memory (NVM) - Failure when Programming/Verifying	70
	4.2.	Analog System Not Working as Expected	70
	4.3.	ADC Not Sampling the Correct Value	70
	4.4.	How do I unlock the device security so that I can debug?	70
	4.5.	How do I export a report?	71
	4.6.	How do I generate diagnostic reports for my target device?	71
	4.7.	How do I monitor a static or pseudo-static signal?	71
	4.8.	How do I force a signal to a new value?	72
	4.9.	How do I count the transitions on a signal?	73
	4.10.	How do I monitor or measure a clock?	74
	4.11.	How do I perform simple PRBS and loopback tests?	76
	4.12.	How do I read LSRAM or USRAM content?	76
	4.13.	How do I change the content of LSRAM or USRAM?	77
	4.14.	How do I read the health check of the SERDES?	78
	4.15.	Where can I find files to compare my contents/settings?	79
	4.16.	What is a UFC file? What is an EFC file?	79

	4.17.	Is my FPGA fabric enabled?	80
	4.18.	Is my Embedded Flash Memory (NVM) programmed?	80
	4.19.	How do I display Embedded Flash Memory (NVM) content in the Client partition?	80
	4.20.	How do I know if I have Embedded Flash Memory (NVM) corruption?	80
	4.21.	Why does Embedded Flash Memory (NVM) corruption happen?	80
	4.22.	How do I recover from Embedded Flash Memory corruption?	80
	4.23.	What is a JTAG IR-Capture value?	81
	4.24.	What does the ECC1/ECC2 error mean?	81
	4.25.	What happens if invalid firmware is loaded into eNVM in SmartFusion2 devices?	81
	4.26.	Can I compare serialization data?	81
	4.27.	Can I tell what security options are programmed in my device?	81
	4.28.	How do I interpret data in the Device Status report?	81
	4.29.	How do I interpret data in the Flash Memory (NVM) Status Report?	81
5.	Devic	e Status Report	83
	5.1.	IDCode	
	5.2.	User Info	83
	5.3.	Device State	
	5.4.	Factory Data	84
	5.5.	Security	
6.	Revis	ion History	87
7.	Micro	chip FPGA Technical Support	
	7.1.	Customer Service	88
	7.2.	Customer Technical Support	
	7.3.	Website	
	7.4.	Outside the U.S.	
The	Micro	chin Website	80
me	WICIO		
Pro	duct C	hange Notification Service	
Cus	tomer	Support	
Mic	rochip	Devices Code Protection Feature	
Leg	al Noti	ce	
Tra	-l		
	Jeman		
Qua	alitv M≤	anagement System	90 Q1
Qua	ality Ma	anagement System	

1. Getting Started with SmartDebug

SmartDebug enables you to use JTAG to interrogate and view embedded silicon features and device status (FlashROM, Security Settings, Embedded Flash Memory (NVM)).

Note: For standalone SmartDebug, the DDC file must be generated from Libero and imported into a SmartDebug project to obtain full access to the device debug features. Alternatively, SmartDebug can be used without a DDC file with a limited feature set.

The most common flow for SmartDebug is:

- 1. Create your design. You must have a FlashPro programmer connected to use SmartDebug.
- 2. Expand **Debug Design** and double-click **SmartDebug Design** in the Design Flow window. SmartDebug opens for your target device.
- 3. Click **View Device Status** to view the device status report and check for issues.
- 4. Examine individual silicon features, such as FPGA debug.

For more information on how to use the debugger to gather the device status and to view the diagnostics, see Get device status and view diagnostics.

1.1 Use Models

SmartDebug can be run in the following modes:

- Integrated mode from the Libero Design Flow
- Standalone mode
- Demo mode

1.1.1 Integrated Mode

When run in integrated mode from Libero, SmartDebug can access all design and programming hardware information. No extra setup is required. In addition, the Probe Insertion feature is available in Debug FPGA Array.

To open SmartDebug in the Libero Design Flow window, expand **Debug Design** and double-click **SmartDebug Design**.

1.1.2 Standalone Mode

SmartDebug can be installed separately in the setup containing FlashPro Express and Job Manager. This provides a lean installation that includes all the programming and debug tools to be installed in a lab environment for debug. In this mode, SmartDebug is launched outside of the Libero Design Flow. When launched in standalone mode, you must to go through SmartDebug project creation and import a Design Debug Data Container (DDC) file, exported from Libero, to access all debug features in the supported devices.

Note: In a standalone mode, the Probe Insertion feature is not available in the FPGA Array Debug, as it requires incremental routing to connect the user network to the specified I/O.

1.1.3 Demo Mode

Demo mode allows you to experience SmartDebug features (Active Probe, Live Probe, Memory Blocks, SERDES) without connecting a board to the system running SmartDebug.

Note: SmartDebug demo mode is for demonstration purposes only, and does not provide the functionality of integrated mode or standalone mode.

Note: You cannot switch between demo mode and normal mode while SmartDebug is running.

1.2 SmartDebug User Interface

This topic introduces the basic elements and features of SmartDebug.

1.2.1 Standalone SmartDebug User Interface

You can start standalone SmartDebug from the Libero installation folder or from the FlashPro installation folder.

- Windows:
 - <Libero Installation folder>/Designer/bin/sdebug.exe
 - <FlashPRO Installation folder>/bin/sdebug.exe
- Linux:
 - <Libero Installation folder>/ bin/sdebug
 - <FlashPRO Installation folder>/bin/sdebug

Figure 1-1. Standalone SmartDebug Main Window

SmartDebug	
Project View Tools	
🕒 🚰 н 💩	
SmartDebug Projects	
New	
open	
Recent Projects	
C:\SmartDebug\test\test5 C:\SmartDebug\test\test4	
C:\SmartDebug\test\test3 C:\SmartDebug\test\test2	
C:\SmartDebug\test\test1	
Log	đ ×
Messages 😵 Errors 🗼 Warnings 🌒 Info	

1.2.1.1 Project Menu

The following table describes the menu options in the **Project** menu.

Table 1-1. Project Menu

Menu Option	Description	
New Project	To create a new SmartDebug project.	
Open Project	To open an existing debug project.	
Execute Script	To execute SmartDebug-specific Tcl scripts.	

continued		
Menu Option	Description	
Export Script File	To export SmartDebug-specific commands to a script file.	
Recent Projects	To see a list of recent SmartDebug projects.	

1.2.1.2 Log Window

SmartDebug displays the **Log** window by default when it is invoked. To suppress the Log window display, click the **View** menu and toggle **View Log**.

The following table describes the various tabs on the Log view in the standalone SmartDebug window.

Table 1-2. Log View Tabs

Tab	Description
Messages	Displays standard output messages.
Errors	Displays error messages.
Warnings	Displays warning messages.
Info	Displays general information.

1.2.1.3 Tools Menu

The Tools menu includes Programming Connectivity and Interface and Programmer Settings options, which are enabled after creating or opening a SmartDebug project.

1.2.2 Programming Connectivity and Interface

To open the Programming Connectivity and Interface dialog box, from the standalone SmartDebug Tools menu, choose **Programming Connectivity and Interface**. The Programming Connectivity and Interface dialog box displays the physical chain from TDI to TDO.

Figure 1-2. Programming Connectivity and Interface Dialog Box – Project created using Import from DDC File



All devices in the chain are disabled by default when a standalone SmartDebug project is created using the **Construct Automatically** option in the Create SmartDebug Project dialog box.





The following table lists actions allowed in the Programming Connectivity and Interface dialog box.

Table 1-3. Programming Connectivity and Interface Dialog - Actions

Action	Description
Construct Chain Automatically	Automatically construct the physical chain. Running Construct Chain Automatically in the Programming Connectivity and Interface removes all existing debug/programming data included using DDC/programming files. The project is the same as a new project created using the Construct Chain Automatically option.
Scan and Check Chain	Scan the physical chain connected to the programmer and check if it matches the chain constructed in the scan chain block diagram.
Run Programming Action	Option to program the device with the selected programming procedure. When two devices are connected in the chain, the programming actions are independent of the device. For example, if M2S090 and M2GL010 devices are connected in the chain, and the M2S090 device is to be programmed and the M2GL010 device is to be erased, both actions can be done at the same time using the Run Programming Action option.
Zoom In	Zoom into the scan chain block diagram.
Zoom Out	Zoom out of the scan chain block diagram.

1.2.2.1 Hover Information

When you hover the cursor over a device in the scan chain block diagram, the device tooltip appears.



1230301 (2)	~	120001	~
4	-		
			- 🗹 🏈
	Name:	M2S050T (2)	
	Device:	M2S050T	
	File:		
	Programming action:		
	IR:	8	
	and the second sec		

The following table lists the various details displayed in the device tooltip.

Table 1-4. Device Tooltip Options

Device Tooltip Option	Description
Name	User-specified device name. This field indicates the unique name specified by the user in the Device Name field in Configure Device (right-click Properties).
Device	Microchip device name.
Programming File	Programming file name.
Programming action	The programming action selected for the device in the chain when a programming file is loaded.
IR	Device instruction length.
ТСК	Maximum clock frequency in MHz to program a specific device; standalone SmartDebug uses this information to ensure that the programmer operates at a frequency lower than the slowest device in the chain.

1.2.2.2 Device Chain Details

The device within the chain has the following details:

- · User-specified device name
- Device name
- · Programming file name
- Programming action Select **Enable Device for Programming** to enable the device for programming. Enabled devices are green, and disabled devices are grayed out.

1.2.2.3 Context Menu Options

Right-click a device in the Programming Connectivity and Interface dialog box to view programming and debug related options.

Figure 1-5. Programming Connectivity and Interface Dialog - Context Menu Options



The following table describes the context menu options that appear on the Programming Connectivity and Interface dialog box.

Table 1-5. Programming Connectivity and Interface Context Menu Options

Option	Description
Set as Libero Design Device	The user needs to set Libero design device when there are multiple identical Libero design devices in the chain.

continued	
Option	Description
Configure Device	 Ability to reconfigure the device. Family and Die: The device can be explicitly configured from the Family, Die drop- down. Device Name: Editable field for providing user-specified name for the device.
Enable Device for Programming	Select to enable the device for programming. Enabled devices are shown in green, and disabled devices are grayed out.
Load Programming File	Load the programming file for the selected device.
Select Programming Procedure/Actions	 Option to select programming action/procedures for the devices connected in the chain. Actions: List of programming actions for your device. Procedures: Advanced option; enables you to customize the list of recommended and optional procedures for the selected action.
Import Debug Data from DDC File	Option to import debug data information from the DDC file. Note: This option is supported when SmartDebug is invoked in standalone mode.
	The DDC file selected for import into device must be created for a compatible device. When the DDC file is imported successfully, all current device debug data is removed and replaced with debug data from the imported DDC file.
	The JTAG Chain configuration from the imported DDC file is ignored in this option.
	If a programming file is already loaded into the device prior to importing debug data from the DDC file, the programming file content is replaced with the content of the DDC file (if programming file information is included in the DDC file).

1.2.2.4 Debug Context Save

Debug context refers to the user selections in debug options such as Debug FPGA Array, Debug SERDES, and View Flash Memory Content. In standalone SmartDebug, the debug context of the current session is saved or reset depending on the user actions in Programming Connectivity and Interface.

The debug context of the current session is retained for the following actions in Programming Connectivity and Interface:

- Enable Device for Programming
- Select Programming Procedure/Actions
- Scan and Check Chain
- Run Programming Action

The debug context of the current session is reset for the following actions in Programming Connectivity and Interface:

- Auto Construct Clears all the existing debug data. You need to re-import the debug data from DDC file.
- Import Debug Data from DDC file
- · Configure Device Renaming the device in the chain
- Configure Device Family/Die change
- Load Programming File

1.2.3 View Device Status

Click **View Device Status** in the standalone SmartDebug main window to display the Device Status Report. The Device Status Report is a complete summary of IDCode, device certificate, design information, programming information, digest, and device security information. Use this dialog box to save or print your information for future reference.

	Device	e Status Ro	eport		
evice: M2S090T (M2S090T) Programmer: S201YPV	0ZC (S201Y	PV0ZC)	Save	Prir
Douico Statuc					
IDCode (read)	rom the device) (HEX):	1f8071cf			
Device Certific	ate				
F	amily:	SmartFusion	n2		
C.	Die:	M2S090			
Design Inform	ation				
	Design Name:		SYS_SERDES		
C	Design checksum (HEX):	53AA			
C	Design Version:		0		
E	lack Level:	0			
0	Operating voltage:	1.2V			
1	nternal Oscillator:	50MHz			
Digest Informa	ation				
F	abric Digest (HEX):	8d5382634	b094bc5aa06677f5f	342dfa	
	•	0000f7813	Ofa81a31dcb45cbb1	1cf159	
e	NVM 0 Digest (HEX):	90d743000	b662a86aea6ab52c	0db6fbe	
		e3f8090343	344d1a2662418072	8507254	
Device Securit	v Settings				
A	RM CortexM3 access to a	SRAM modu	le 0 read is protected	i.	
4	RM CortexM3 access to a	SRAM modu	le 0 write is protecte	d.	
4	RM CortexM3 access to a	SRAM modu	le 1 read is protected	ł.	
4	RM CortexM3 access to a	SRAM modu	le 1 write is protecte	d.	
F. C.	RM CortexM3 access to e	eNVM_0 read	is protected.		
A	RM CortexM3 access to e	eNVM_0 write	e is protected.		
4	RM CortexM3 access to I	DDR bridge r	ead is protected.		
4	RM CortexM3 access to I	DDR bridge v	vrite is protected.		
F	actory test mode access	: Allowed.			
F	ower on reset delay:	100ms			
9	system Controller Suspen	d Mode: Disa	abled.		
Programming	Information				
0	Cycle count:	333			
\ \	/PP Range:	HIGH (VPP	>= 3.3V)		
1	emp Range:	HOT			
_	Ale esite as Mercine	2			
	Algorithm version:	2	Elach Dro E		
	Software Version	Elach Broud	FidShPro 5		
	Programming Software	FlashPro	1.0		
	Programming Interface	Protocol: ITA	G		
	Programming File Type:	STAPL	7.8		
NOTE: * - The above Inform	ation is only relevant if th	ne device wa	s programmed throu	gh JTAG or SPI S	lave mode
					(a.a.

Figure 1-6. Device Status Report

The following table describes the device status report information.

Table 1-6. Device Status Report Information

Information	Description
IdCode	IDCode read from the device under debug.

continued	
Information	Description
Device Certificate	Device certificate displays Family and Die information if the device certificate is installed on the device.
	If the device certificate is not installed on the device, a message indicating that the device certificate may not have been installed is shown.
Design Information	 Design Information displays the following: Design Name Design Checksum Design Version Back Level (SmartFusion2 and IGLOO2 only) Operating Voltage (SmartFusion2 and IGLOO2 only) Internal Oscillator (SmartFusion2 and IGLOO2 only)
Digest Information	Digest Information displays Fabric Digest, eNVM_0 Digest and eNVM_1 Digest (for M2S090 and M2S150 devices only) computed from the device during programming. eNVM Digest is shown when eNVM is used in the design.
Device Security Settings	 Note: For RTG4 devices, only Lock Bit information is displayed. Device Security Settings indicate the following: Factory test mode access Power on reset delay System Controller Suspend Mode In addition, if custom security options are used, Device Security Settings indicate: User Lock segment is protected. User Pass Key 1/2 encrypted programming is enforced for the FPGA Array. User Pass Key 1/2 encrypted programming is enforced for the eNVM_0 and eNVM_1. SmartDebug write access to Active Probe and AHB mem space. UJTAG access to fabric.

continued	
Information	Description
Information Programming Information	 Description Programming Information displays the following: Cycle Count: The count is the number of times the device is programmed because it is out of factory reset. There is no limit to this count but a lower threshold would be around 2000 cycles. VPP Range: Peak to peak voltage range. The range details are as follows: LOW (VPP < 2.5V) NOMINAL (2.5V ≤ VPP < 3.3V)
	 Temp Range: Temperature of the device during programming. Shows whether it was cold, normal, or hot. Algorithm Version: The programming algorithm version number written to the device during programming. Programmer: Details of the programmer hardware used during programming. Software Version: Libero software version indicates the release version used for programming. Programming Software: Software used for programming is FlashPro or DirectC or Non-Microchip software. Programming Interface Protocol: Indicates the protocol followed for programming. For example, JTAG, SPI MASTER, and SPI SLAVE. Programming File Type: Type of programming file used for programming the device. For example, STAPL, PPD, SVF, and IEEE[®]532.

1.2.4 Embedded Flash Memory (NVM) Content Dialog Box

Note: This feature is available for SmartFusion2 and IGLOO2 only.

Choose the eNVM page contents to be viewed by specifying the page range (i.e., start page and the end page) and click **Read from Device** to view the values.

You must click **Read from Device** each time you specify a new page range to update the view.

Figure 1-7. Flash Memory Dialog Box for a SmartFusion2 Device (SmartDebug)

Retrieve Hash Memory (Content from Devic	e																		
Select <page range=""></page>	•	6	2) Read from	Device																
Start Page:	10	(addres	s 0x500)																	
End Page:	20	(11 peg	es, 1408 byte	s)																
itest Content Retrieve	d from Device: sge 10 to Page 20, 1	1408 bytes sta	rting from add	ress 0x9	00												Mon	Jan 18 16:41	155 2006	
ex Al Page Status		Go to Add	ess (hex):				Go													
tatus for Page + 201		Page Nur	iber Address	0	Ti	1 2	3	4	5	6	Cor	ntent 8	1 9	I A	B	1 c	I p	ΙE	F	1
		_	I corne	45	14	-	-	and the second data	-	100			-	-	-	-		-90	71	=
	and the second	10	00500	*	10	02	02	91	42	08	D1	D3	F8	98	-20	42	P4	00		
ecoverable BCC1 error de on recoverable data error	tected: False detected: False	10	00500	c3	F8	98	10	91	42 78	06 98	60	26	F8 F0	98 80	20 65	42 C3	F4 F8	98	50	
ecoverable BCC1 error de lon recoverable data error irite counter over threshol irite count:	tected: False detected: False Id: False 152	10 10 10	00510	₹ (3 €	F8 F6	02 98 00	02 10 53	91 03 CE	42 F8 F2	98 00	60 03	25 50	F0 69	98 80 45	20 65 F4	42 C3 00	F4 F8 70	98 58	50 61	
ecoverable BCC1 error de lon recoverable data error linte counter over threshol wite count: te as RCM: iverwrite Protect:	tected: False detected: False ld: False 152 Off Not set	20 20 20 20	00510	₹ (3 Æ FF	F8 F6 F7	02 98 00 3E	02 10 53 FF	91 03 CE 40	42 F8 F2 F2	95 00 04	60 03 63	53 25 50 C0	F8 F0 69 F2	98 80 45 00	20 65 F4 03	42 C3 00 00	F4 F8 70 22	98 58 D1	50 61 18	
ecoverable BCC1 error de lon recoverable data error litite counter over timeshol litite count: se as RCM: hverwrite Protect: lashFreeze state:	tected: False detected: False Id: False 152 Off Not set False	10 10 10 10	00500 00510 00520 00530 00540	<pre> 4 C3 4 E F F D6 </pre>	F8 F6 F7 58	02 98 00 2E 40	02 10 53 FF 68	91 03 CE 40 08	42 Fil F2 F2 52	08 98 00 84 D0	60 03 63 18	25 26 50 07 35	F8 F0 69 F2 60	98 80 45 00 01	20 65 F4 03 58	42 C3 00 00 46	F4 F8 70 22 68	98 58 D1 08	50 61 18 32	
lecoverable BCC1 error de kin recoverable data error Vinte counter over threshol Wite counts Ive as ROM: Iverwrite Protects IashFreeze state:	tected: False detected: False kd: False 152 Off Not set False	10 10 10 10 10	00500 00510 00520 00530 00540 00550	 4€ FF D6 B2 	P8 P6 P7 58 P5	02 98 00 2E 40 40	02 10 53 FF 68 7F	91 03 CE 40 08 05	42 F8 F2 F2 32 60	08 98 00 84 D0 F2	D1 60 03 63 18 D1	03 26 50 00 35 84	F8 F0 69 F2 60 F5	98 80 45 00 01 E0	20 65 F4 03 58 2F	42 C3 00 00 46 09	F4 F8 70 22 68 D3	98 58 D1 08 42	50 61 18 32 F2	
Incoverable BCC 1 error de Ion recoverable data error Virte counter over threshol Wite count: the aa RCM: Xverwrite Protect: IashFreeze state:	tected: Palse detected: False ld: Palse 152 Off Not set False	10 10 10 10 10 10 10 10 10 10 10 10	00500 00510 00530 00530 00550 00550 00550		F8 F6 F7 58 F5 01	02 98 00 28 40 40 40 40 40	02 10 53 7F F2	91 03 CE 40 08 0E 02	42 F8 F2 F2 32 60 01	08 98 00 84 00 F2 01	D1 60 03 63 18 D1 24	03 26 50 C0 35 84 0C	F8 F0 69 F2 60 F5 60	98 80 45 00 01 50 44	20 65 F4 03 58 2F 68	42 C3 00 46 09 12	F4 F8 70 22 68 03 F0	98 58 D1 08 42 02	50 61 18 32 F2 0F	
ecoverable ECC1 error de ion-recoverable data error inte counter over Breshol Wite count: over Breshol Wite count: over Breshol es als RDM; Nerwrite Protect: ladiFreeze state:	tected: Palse detected: Palse kb: Palse 152 Off Not set Palse	10 10 10 10 10 10 10 10 10 10 10	00500 00510 00520 00530 00540 00550 00550 00550 00550	 ✓ ✓	P8 P6 P7 58 P5 01 D0	02 98 00 28 40 40 40 40 40 40	02 10 53 FF 68 7F F2 4C	91 03 CE 40 08 06 02 47	42 78 72 72 72 32 60 01 74	05 95 00 84 D0 F2 01 80	D1 60 03 63 18 D1 24 72	25 50 C0 35 84 0C 20	P8 P0 69 F2 60 F5 60 46	98 80 45 00 D1 E0 44 A4	20 65 74 03 58 25 68 F1	42 C3 00 46 09 12 0C	F4 F8 70 22 68 D3 F0 01	98 58 D1 08 42 02 02 0E	50 61 18 32 F2 0F 68	
iecoverable BCC 1 error de ion recoverable data error linte counte over Breshol Write count: over Breshol Write count: se as RDM: Nerwrite Protect: liashFreeze state:	tected: False detected: False dd: False 152 Off Not set False	10 10 10 10 10 10 10 10 10 10 10 11	00500 00510 00520 00530 00540 00550 0	<pre>4€ C3 4€ FF D6 62 00 FB 49</pre>	F8 F6 F7 58 F5 01 00 68	02 98 00 28 40 40 40 40 40 40 40 5 5 5 55	02 10 53 FF 68 77 F2 4C F5	91 03 CE 40 08 05 02 4F 00	42 F8 F2 52 60 01 F4 55	05 98 00 84 00 F2 01 80 AE	D1 60 03 63 18 D1 24 72 6A	03 26 50 60 26 26	F8 F0 69 F2 60 F5 60 46 F4	98 80 45 00 01 50 44 44 70	20 65 14 03 58 25 68 F1 60	42 C3 00 00 46 09 12 12 0C 42	F4 F8 70 22 68 D3 F0 01 EA	98 58 D1 08 42 02 0E 0C	50 61 18 32 F2 0F 68 02	

Specify a page range if you wish to examine a specific set of pages. In the Retrieved Data View, you can enter an Address value (such as 0010) in the Go to Address field and click the corresponding button to go directly to that address. Page Status information appears to the right.

The NVM content dialog box is divided into two sections:

- · View content of Flash Memory pages.
- Check page status and identify if a page is corrupted or if the write count limit has exceeded the 10-year retention threshold.

Page Status Contents

The following page status details are displayed:

- ECC1 detected and corrected
- ECC2 detected
- Write count of the page
- If write count has exceeded the threshold
- If the page is used as ROM (first page lock)
- Overwrite protect (second page lock)
- Flash Freeze state (deep power down)

The page status gets updated when you:

- Click Page Range
- Click a particular cell in the retrieved eNVM content table
- Scroll pages from the keyboard using the Up and Down arrowkeys
- Click Go to Address (hex)

The retrieved data table displays the content of the page range selection. If content cannot be read (for example, pages are read-protected, but security has been erased or access to eNVM private sectors), Read from Device reports an error.

Click View Detailed Status for a detailed report on the page range you have selected.

For example, if you want to view a report on pages 1-3, set the Start Page to 1, set the End Page to 3, and click **Read from Device**. Then click **View Detailed Status**. The following figure is an example of the data for a specific page range.





1.3 Running SmartDebug in Demo Mode

Demo mode allows you to experience SmartDebug features (Active Probe, Live Probe, Memory Blocks, SERDES) without connecting a board to the system running SmartDebug.

Note: SmartDebug demo mode is for demonstration purposes only, and does not provide the functionality of integrated mode or standalone mode. You cannot switch between demo mode and normal mode while SmartDebug is running.

If programming hardware is not detected when you invoke SmartDebug, you will see the following.

SmartDebug (DEMO MODE)	- 0
Eile <u>V</u> iew <u>H</u> elp	
Device: M2S/M2GL010(T S TS) (M2GL010T)	Programmer: simulation (simulation)
* SMARTDEBUG IS RUN	NING IN DEMO MODE *
ID code read from device: HARDWARE NOT CO	INECTED
View Device Status	Debug FPGA Array
View Flash Memory Content	Debug SERDES
og	
🔳 Messages 🛛 Errors 🗼 Warnings 🌒 Info	
Errors A Warnings I Info	
Messages 😵 Errors 🛕 Warnings 🌒 Info	

1.4 Creating Standalone SmartDebug Project

A Standalone SmartDebug project can be configured in two ways:

- Import DDC files exported from Libero
- Construct Automatically

From the SmartDebug main window, click **Project** and choose **New Project**. The Create SmartDebug Project dialog box opens.

Eiguro 4 4	0 Croate	SmartDabug	Drojoot	Dialog	Pay
Figure 1-1	U. Create	SmartDebug	Project	Dialog	DUX

Create	SmartDebug Projec	t		×
Name:	sdebug 1			
Location:	C:/Users			
Constru Conn	ct JTAG chain for the ected programmers:	project S201YQST1V	•	Refresh
In (C)	mport DDC File: 3de <u>.</u> Design debug data wil	v/negedgedk/2048_18_1024_ be imported with JTAG chain	36_v/srcs/RAM_Logical_Viev	v.ddc
© c	onstruct Automatical	у		
Help			0	K Cancel

1.5 Importing from a DDC File (created from Libero)

When you select the **Import DDC File** option in the Create SmartDebug Project dialog box, the Design Debug Data of the target device and all hardware and JTAG chain information present in the DDC file exported in Libero are automatically inherited by the SmartDebug project. The programming file information loaded onto other Microchip devices in the chain is also transferred to the SmartDebug project.

Debug data is imported from the DDC file (created through Export SmartDebug Data in Libero) into the debug project, and the devices are configured using data from the DDC file.

If the DDC version and software version are not compatible, project creation is not allowed, and you must run **Generate SmartDebug FPGA Array Data**. Then click **Export SmartDebug Data** to export a new DDC file and use it for project creation.

1.5.1 Construct Automatically

When you select the **Construct Automatically** option, a debug project is created with all the devices connected in the chain for the selected programmer. This is equivalent to Construct Chain Automatically in FlashPro.

1.5.2 Configuring a Generic Device

For Microchip devices having the same JTAG IDCODE (such as multiple derivatives of the same Die—for example, M2S090T, M2S090TS, and so on), the device type must be configured for SmartDebug to enable relevant features for debug. The device can be configured by loading the programming file, by manually selecting the device using Configure Device, or by importing DDC files through Programming Connectivity and Interface. When the device is configured, all debug options are shown.

For debug projects created using Construct Automatically, you can use the following options to debug the devices:

- Load the programming file: Right-click the device in Programming Connectivity and Interface.
- Import Debug Data from DDC file: Right-click the device in Programming Connectivity and Interface.

The appropriate debug features of the targeted devices are enabled after the programming file or DDC file is imported.

1.5.3 Connected FlashPro Programmers

The drop-down lists all FlashPro programmers connected to the device. Select the programmer connected to the chain with the debug device. At least one programmer must be connected to create a standalone SmartDebug project.

Before a debugging session or after a design change, program the device through Programming Connectivity and Interface.

1.6 Selecting Devices for Debug

Standalone SmartDebug provides an option to select the devices connected in the JTAG chain for debug. The device debug context is not saved when another debug device is selected.

Figure 1-11. Selecting Devices for Debug

	ew tools			
Device: M	25/M2GL090(T[TS]TV) (M2GL090TS) i5/M2GL090(T[TS]TV) (M2GL090TS) i5/M2GL010(T[S]TS) (M2GL010TS) i5/M2GL010(T[S]TS) (M2GL010TS) code read from device: 1F8071CF	Programmer:	93536 (usb93536)	•
		· · · · ·		_
	View Device Status		Debug FPGA Array	

2. Debugging

This topic introduces how to use the debugger to gather the device status and to view the diagnostics.

2.1 Debug FPGA Array

In the Debug FPGA Array dialog box, you can view your Live Probes, Active Probes, Memory Blocks, and Insert Probes (Probe Insertion).

The Debug FPGA Array dialog box includes the following four tabs:

- Live Probes
- Active Probes
- Memory Blocks
- Probe Insertion

It also includes the FPGA Hardware Breakpoint (FHB) controls, consisting of the following tabs:

- Event Counter
- Frequency Monitor
- User Clock Frequencies

2.2 Hierarchical View

The Hierarchical View lets you view the instance level hierarchy of the design programmed on the device and select the signals to add to the Live Probes, Active Probes, and Probe Insertion tabs in the Debug FPGA Array dialog box. Logical and physical Memory Blocks can also be selected.

- **Instance** Displays the probe points available at the instance level.
- **Primitives** Displays the lowest level of probeable points in the hierarchy for the corresponding component such as leaf cells (hard macros on the device).

You can expand the hierarchy tree to see lower level logic. Signals with the same name are grouped automatically into a bus that is presented at instance level in the instance tree.

The probe points can be added by selecting any instance or the leaf level instance in the Hierarchical View. Adding an instance adds all the probe points available in the instance to Live Probes, Active Probes, and Probe Insertion.

Libero[®] SoC v2021.1 Debugging

Figure 2-1. Hierarchical View



Search

In Live Probes, Active Probes, Memory Blocks, and the Probe Insertion UI, a search option is available in the Hierarchical view. You can use wildcard characters such as * or ? in the search column for wildcard matching.

Probe points of leaf level instances resulting from a search pattern can only be added to Live Probes, Active Probes, and the Probe Insertion dialog box. You cannot add instances of search results in the Hierarchical view.

2.3 Netlist View

The Netlist View displays a flattened net view of all the probe-able points present in the design, along with the associated cell type.

Libero[®] SoC v2021.1 Debugging

Figure 2-2. Netlist View

Filter:	Sea	rch		
Vet(s):	Ac	d		
Name	Туре			
count_0_q[0]:count_0/q[0]:Q	DFF			
count_0_q[10]:count_0/q[10]:Q	DFF			
count_0_q[11]:count_0/q[11]:Q	DFF			
count_0_q[12]:count_0/q[12]:Q	DFF			
count_0_q[13]:count_0/q[13]:Q	DFF			
count_0_q[14]:count_0/q[14]:Q	DFF			
count_0_q[15]:count_0/q[15]:Q	DFF			
count_0_q[16]:count_0/q[16]:Q	DFF			
count_0_q[17]:count_0/q[17]:Q	DFF			
count_0_q[18]:count_0/q[18]:Q	DFF			
count_0_q[19]:count_0/q[19]:Q	DFF			
count_0_q[1]:count_0/q[1]:Q	DFF			
count_0_q[2]:count_0/q[2]:Q	DFF			
count_0_q[3]:count_0/q[3]:Q	DFF			
count_0_q[4]:count_0/q[4]:Q	DFF			
count_0_q[5]:count_0/q[5]:Q	DFF			
count_0_q[6]:count_0/q[6]:Q	DFF			
count_0_q[7]:count_0/q[7]:Q	DFF			
count_0_q[8]:count_0/q[8]:Q	DFF			
count_0_q[9]:count_0/q[9]:Q	DFF	L		

Search

A search option is available in the Netlist View for Live Probes, Active Probes, and Probe Insertion. You can use wildcard characters such as * or ? in the search column for wildcard matching.

2.4 Live Probes

The same circuitry for programming the flash switches that has access to these points at the DFFs of every LE is repurposed for debugging. SmartDebug controls these signal points with the JTAG interface to either allow

asynchronous reads / writes to these DFFs or use an additional muxing circuit allowing two signal points to be rerouted to special pins called "Channels". These signal points are I/O pads present on the FPGA boards that could be used to connect to the oscilloscope to monitor dynamic signals.

Live Probes is a design debug option that uses non-intrusive real time scoping of up to two probe points with no design changes. The Live Probes tab in the Debug FPGA Array dialog box displays a table with the probe names and pin types.

Note: SmartFusion2 and IGLOO2 support two probe channels, and RTG4 supports one probe channel.

The Save button saves the list of live probes currently shown in the SmartDebug Live Probe UI to file. The Load button loads the list of live probes from a file to SmartDebug Live Probe UI.

During save or load, check whether the appropriate signals saved or loaded match the signals in SmartDebug Live Probe UI and in the saved file.

		FPGA Array debug deta
Hierarchical View Netlist	View	Live Probes Active Probes Memory Blocks Probe Insertion
Filter:	Search	Save Load Delete Delete A
Instance(s):	Add	Name
A PATER INCT		UNEQ_CALIBRATING_CPF_XCVR_ERM_C0_Q/LXCVR_CORELANEMSTR_0/g_model_u_mmb/calls_stcQ
+ PF XCVR ERM CO_0 • RX_CALIB_REQ		LANED, KX, READY, C.PF, XXIR, ERM, CD, OT, XXIR, COREFFO, Office, look:Q
		UNE1_CALIBRATING_CPF_XCVR_ERM_C0_0/LXCVR_COREUANEMSTR_1/g_model.u_mstr/colb_st:Q
		UNEL.KX,READY_cHF_XXVR_BRM_C0_01_XXVR_C0REHP0_Lifine_lod:Q
		PF_XOVR_ERM_C0_0(1_XOVR_CORELANEMSTR_0/g_mode1.u_metr/CalbRegRise_ZPF_XOVR_ERM_C0_0(1_XOVR_CORELANEMSTR_0/g_mode1.u_metr/CalbRegRise:Q
		PF_XOVR_EFM_C0_0(1_XOVR_CORELANEMSTR_0/g_mode1.u_mst/calib_req_sprc_Z(0)\$PF_XOVR_ERM_C0_0(1_XOVR_CORELANEMSTR_0/g_mode1.u_mst/calib_req_sprc(0)\$Q
		PF_XOVR_EFM_C0_0(L)XOVR_CORELANEMSTR_0/g_mode1.u_metr/finatcal_Z-PF_XOVR_ERM_C0_0(L)XOVR_CORELANEMSTR_0/g_mode1.u_metr/finatcal:Q
		PF_XCVR_ERM_C0_0/LXCVR_CORELANEMSTR_0/g_mode1.u_mstr/mfsm_Z[12] PF_XCVR_ERM_C0_0/LXCVR_CORELANEMSTR_0/g_mode1.u_mstr/mfsm[12] Q
		PF_XCVR_ERM_C0_0/LXCVR_CORELANEMSTR_0/g_model.u_metr/melum_Z[11]:PF_XCVR_ERM_C0_0/LXCVR_CORELANEMSTR_0/g_model.u_metr/melum[11]:Q
		PF_XCVR_ERM_C0_Q1_XCVR_CORELANEMSTR_Q/g_mode1.u_mstr/mfsm_Z[10]:PF_XCVR_ERM_C0_Q1_XCVR_CORELANEMSTR_Q/g_mode1.u_mstr/mfsm[10]:Q
		PF_XCHR_ERM_C0.0/L_XCHR_CORELANEMSTR_0/g_model.u_matr/mfwm_Z[V]:PF_XCHR_ERM_C0.0/L_XCHR_CORELANEMSTR_0/g_model.u_matr/mfwm[V]:Q
		Assign to Channel A -> Unassign
		Assign to Channel B -> Unassign

Figure 2-3. Debug FPGA Array Debug Data

Note: Live Probes is supported by SmartFusion2, IGLOO2, and RTG4 family devices.

Live Probes in Demo Mode

You can assign and unassign Live Probes Channel A and Channel B in the Demo Mode.

2.4.1 SmartFusion2 and IGLOO2

Two probe channels (ChannelA and ChannelB) are available. When a probe name is selected, it can be assigned to either ChannelA or ChannelB.

You can assign a probe to a channel by doing either of the following:

- Right-click a probe in the table and choose Assign to Channel A or Assign to Channel B.
- Click the **Assign to Channel A** or **Assign to Channel B** button to assign the probe selected in the table to the channel. The buttons are located below the table.

When the assignment is complete, the probe name appears to the right of the button for that channel, and SmartDebug configures the ChannelA and ChannelB I/Os to monitor the desired probe points. Because there are only two channels, a maximum of two internal signals can be probed simultaneously.

Click the **Unassign Channels** button to clear the live probe names to the right of the channel buttons and discontinue the live probe function during debug.

Note: At least one channel must be set; if you want to use both probes, they must be set at the same time.

e/Active Probes Selection & ×	FPGA Array debug data	
al View Netlist View	Live Probes Active Probes Memory Blocks	
Filter: Search		Delete Delete All
Net(s): Add		Name
<pre>Inst_CLK0_Top/Inst_CLK(Inst_CLK0_Top/Inst_CLK(Inst_CLK0_Top/Inst_CLK0_Top/Inst_CLK(Inst_CLK0_Top/Inst_CLK0_Top/Inst_CLK0_TOP/Inst_CLK0_T</pre>	- 1153_CLXU_ (09)	Assign to Channel A Assign to Channel B
:Inst_CLK0_Top/Inst_CLK(▲ III	•
:Inst_CLK0_Top/Inst_CLK(:Inst_CLK0_Top/Inst_CLK(:Inst_CLK0_Top/Inst_CLK(Assign to Channel A -> Assign to Channel B -> Unassign Channels	

Figure 2-4. Live Probes Tab (SmartFusion2 and IGLOO2) in SmartDebug FPGA Array Dialog Box

2.4.2 RTG4

One probe channel (Probe Read Data Pin) is available for RTG4 for debug. When a probe name is selected, it can be assigned to the Probe Channel (Probe Read Data Pin).

You can assign a probe to a channel by doing either of the following:

- Right-click a probe in the table and choose Assign to probe read data pin.
- Click the **Assign to probe read data pin** button to assign the probe selected in the table to the channel. The button is located below the table.

Click the **Unassign probe read data pin** button to clear the live probe name to the right of the channel button and discontinue the live probe function during debug.

The Active Probes READ/WRITE overwrites the settings of Live Probe channels (if any).

Live/Active Probes Selection	FPGA Array debug data	
Hierarchical View Netlist View	Live Probes Active Probes Memory Blo	ocks
Filter: Search		Delete Delete
Instance(s): Add	Name	Туре
	LED_ctrl_0/pb1_reg1:LED_ctrl_0/pb1_reg1:Q	DFF
LED_ctrl_0 The primitives	LED_ctrl_0/pb1_reg2:LED_ctrl_0/pb1_reg2:Q	Assign to probe read data pin
▷ D counter	LED_ctrl_0/pb2_reg1:LED_ctrl_0/pb2_reg1:Q	DFF
pb1_reg1 pb1_reg2 pb2_reg1 pb2_reg1	LED_ctrl_0/pb2_reg2:LED_ctrl_0/pb2_reg2:Q	DFF
pb2_reg2 p _p rot_lft p _p rot rqt		
	Assign to probe read data pin ->	
	Unassign probe read data pin	

Fig

2.5 Active Probes

Active Probes is a design debug option to read and write to one or many probe points in the design through JTAG. Active probes makes use of the same circuitry used for programming the fabric. This feature is also non-intrusive and works asynchronously with the design clocks. In SmartFusion2, IGLOO2, and RTG4, single flop is read at a time. If you want to debug the design related to timing issue, then it is recommended to stop the design clocks. FHB feature can be used to stop the design clock and then probe all the DFFs in the design.

In the left pane of the Active Probes tab, all available Probe Points are listed in instance level hierarchy in the Hierarchical View. All Probe Names are listed with the Name and Type (which is the physical location of the flip-flop) in the Netlist View.

Select probe points from the Hierarchical View or Netlist View, right-click and choose Add to add them to the Active Probes UI. You can also add the selected probe points by clicking the Add button. The probes list can be filtered with the Filter box.

ve/Active Probes Selection	8 ×	FPGA /	Array deb	bug data						
Herarchical View Netlist View		Live	Probes	Activ	e Probes M	emory B	locks Probe D	nsertion		
Filter:	Search	ŧ		+ 4	Save		Load	Delete	Delete All	
Number.		Nar	me			1	ype	Read Value	Write Value	
recolsjo	ADD		SERDES	Debug	0. MS_READY	int:Q	DFF	1		5
Name			SERDES	Debug	0. t_n_dk_bas	e:Q	DFF	1		Ð
B_DOUT_c[7:0]			SERDES	Debug	0. eset_n_rcos	Q:Q	DFF	1		•
Fabric_Debug_0/count_0_coutA[7:0]		Þ.	Fabric_C	Debug_0	/count_0_coutA	[7:0]	DFF	8hE7	8ħ	
Fabric_Debug_0/count_0_cout5[7:0]		- D	Fabric_D	Debug_0	/count_0_coutB	[7:0]	DFF	8764	8 th	
senics_betwy.int_s44038bits_betwy.int SEDES_betwy.0N_540-SEDES_betwy.0S SEDES_betwy.0N_540-SEDES_betwy.0S SEDES_betwy.0SD_beth0_0.CORECONFIGP SEDES_betwy.0SD_beth0_0.CORECONFIGP SEDES_betwy.0SD_beth0_0.CORECONFIGP SEDES_betwy.0SD_beth0_0.CORECONFIGP SEDES_betwy.0SD_beth0_0.CORECONFIGP SEDES_betwy.0SD_beth0_0.CORECONFIGP SEDES_betwy.0SD_beth0_0.CORECONFIGP SEDES_betwy.0SD_beth0_0.CORECONFIGP SEDES_betwy.0SD_beth0_0.CORECONFIGP SEDES_betwy.0SD_beth0_0.CORECONFIGP SEDES_betwy.0SD_beth0_0.CORECONFIGP	0_DEPUS_0_CORER D_DEMO_0_CORER D_DEMO_0_CORER 0_DIMT_DONE_q2:5 0_INIT_DONE_q2:5 0_INIT_DONE_q2:5 0_INIT_DONE_q2:5 0_INIT_DONE_q2:5 0_INIT_RELAKED 0_INIT_REL			0						
CEDIEC Dates ARD NEWS A CODECOMETICS	A COFT DECET ES		1	Read Ac	ove Probes	Save	Active Probes Da	Write Act	ove Probes	

Figure 2-6. Active Probes Tab in SmartDebug FPGA Array Dialog Box

When you have selected the desired probe, points appear in the Active Probe Data chart and you can read and write multiple probes (as shown in the following figure).

Figure 2-7. Active Probes Tab - Write Value Column Options

LIVE	Probes	Active Probes	Memory	Blocks	Probe	Insertion			
+		★ ↓ Sa	ive] [ι	.oad		Delete		Delete All
Na	me	*		Туре		Read V	alue	Wri	te Value
	SERDES	Debug_0MS_REA	DY_int:Q	1	DFF	1			
	SERDES	Debug_0t_n_dk	base:Q	1	DFF	1		0	
	SERDES	Debug_0eset_n_	rcosc:Q	1	DFF	1		1	
\triangleright	Fabric_D	ebug_0/count_0_c	outA[7:0]	1	DFF	8'hE7		8'h	
\triangleright	Fabric_D	ebug_0/count_0_c	outB[7:0]	1	DFF	8'hB4		8'h	
Þ	Fabric_D	ebug_0/ck_0/cin_	chk[7:0]	1	DFF	8'h94		8'h	H.I

You can use the following options in the Write Value column to modify the probe signal added to the UI:

• Drop-down menu with values '0' and '1' for individual probe signals.

• Editable field to enter data in hex or binary for a probe group or a bus.

Note: Active Probes is supported by the SmartFusion2, IGLOO2, and RTG4 family devices.

Active Probes in Demo Mode

In demo mode, a temporary probe data file with details of current and previous values of probes added in the active probes tab is created in the designer folder. The write values of probes are updated to this file, and the GUI is updated with values from this file when you click **Write Active Probes**. Data is read from this file when you click Read Active Probes. If there is no existing data for a probe in the file, the read value displays all 0s. The value is updated based on your changes.

2.6 Probe Grouping (Active Probes Only)

During the debug cycle of the design, designers often want to examine the different signals. In large designs, there can be many signals to manage. The Probe Grouping feature assists in comprehending multiple signals as a single entity. This feature is applicable to Active Probes only. Probe nets with the same name are automatically grouped in a bus when they are added to the Active Probes tab. Custom probe groups can also be created by manually selecting probe nets of a different name and adding them into the group.

Figure 2-8. Active Probes Tab

Name Type Read Value Write Value SERDES_Debug_0MS_READY_int:Q DFF 1 1 SERDES_Debug_0t_n_clk_base:Q DFF 1 0 SERDES_Debug_0eset_n_rcosc:Q DFF 1 0 SERDES_Debug_0eset_n_rcosc:Q DFF 1 0 Fabric_Debug_0eset_n_rcosc:Q DFF 1 0 Fabric_Debug_00/cin_chk[7:Q DFF 1 0 Fabric_Debug_00/cin_chk[6]:Q DFF 1 0 Fabric_Debug_00/cin_chk[3]:Q DFF 1 0 Fabric_Debug_00/cin_chk[1]:Q DFF 1 0 # group1[1:0] 2'h2 2'h 1 Fabric_Debug_00/cin_chk[0]:Q DFF 1 0 # group2[1:0] 2'h3 2'h 1 Fabric_Debug_00/ci		Delete	Delete	Load	Memory Bi	Acuve Probes	Probes	.ive
Name Type Read Value Write Value SERDES_Debug_0MS_READY_int:Q DFF 1 1 SERDES_Debug_0t_n_clk_base:Q DFF 1 0 SERDES_Debug_0eset_n_rcosc:Q DFF 1 0 Fabric_Debug_0eset_n_rcosc:Q DFF 1 1 Fabric_Debug_0eset_n_rcosc:Q DFF 1 1 Fabric_Debug_0o/cin_chk[7:0] DFF 8'hBE 8'h Fabric_Debug_0o/cin_chk[7:0] DFF 1 1 Fabric_Debug_0o/cin_chk[7:0] DFF 1 1 Fabric_Debug_0o/cin_chk[7:0] DFF 1 1 Fabric_Debug_0o/cin_chk[7:0] DFF 1 1 Fabric_Debug_0o/cin_chk[6]:Q DFF 1 1 Fabric_Debug_0o/cin_chk[1:Q DFF 1 1 Fabric_Debug_0o/cin_chk[1:Q DFF 1 1 Fabric_Debug_0o/cin_chk[1:Q DFF 1 1 Fabric_Debug_0o/cin_chk[1:Q DFF 1 1	0"	Deleter		Load	aven			
SERDES_Debug_0MS_READY_nt:Q DFF 1 1 SERDES_Debug_0t_n_dk_base:Q DFF 1 0 SERDES_Debug_0eset_n_rcosc:Q DFF 1 0 SERDES_Debug_0eset_n_rcosc:Q DFF 1 0 Fabric_Debug_0eset_n_rcosc:Q DFF 1 0 Fabric_Debug_0eset_n_rcosc:Q DFF 1 0 Fabric_Debug_0o/cin_dk[7:Q DFF 8'hBE 8'h Fabric_Debug_0o/cin_chk[7:Q DFF 1 0 Fabric_Debug_0o/cin_chk[6]:Q DFF 0 0 Fabric_Debug_0o/cin_chk[3:Q DFF 1 0 Fabric_Debug_0o/cin_chk[3:Q DFF 1 0 Fabric_Debug_0o/cin_chk[1:Q DFF 1 0 Fabric_Debug_0o/cin_chk[1:Q DFF 1 0 fabric_Debug_0o/cin_chk[1:Q DFF 1 0 group1[1:0] 2'h2 2'h 2'h Fabric_Debug_0o/cin_chk[0:Q DFF 0 0 group2[1:0]	_	Write Value	Read Value	/pe	Ъ		ne	Var
SERDES_Debug_0t_n_ck_pase:Q DFF 1 IU SERDES_Debug_0eset_n_rcosc:Q DFF 1 I IU Fabric_Debug_0/k_0/cin_chk[7:0] DFF 8'hBE 8'h Fabric_Debug_0k_0/cin_chk[7:0] DFF 8'hBE 8'h Fabric_Debug_00/cin_chk[7:Q DFF 1 I Fabric_Debug_00/cin_chk[6]:Q DFF 0 I Fabric_Debug_00/cin_chk[6]:Q DFF 1 I Fabric_Debug_00/cin_chk[3]:Q DFF 1 I Fabric_Debug_00/cin_chk[3]:Q DFF 1 I Fabric_Debug_00/cin_chk[1]:Q DFF 1 I Fabric_Debug_00/cin_chk[0]:Q DFF 0		1	1	DFF	ADY_int:Q	J_Debug_0MS_RE	SERDES	
SERUES_Debug_0eset_n_rcosciQ DFF 1 Fabric_Debug_0/k_0/cin_chk[7:0] DFF 8'hBE 8'h Fabric_Debug_00/cin_chk[7:Q DFF 1 1 Fabric_Debug_00/cin_chk[7:Q DFF 1 1 Fabric_Debug_00/cin_chk[6]:Q DFF 0 1 Fabric_Debug_00/cin_chk[6]:Q DFF 1 1 Fabric_Debug_00/cin_chk[3]:Q DFF 1 1 Fabric_Debug_00/cin_chk[3]:Q DFF 1 1 Fabric_Debug_00/cin_chk[3]:Q DFF 1 1 Fabric_Debug_00/cin_chk[1]:Q DFF 1 1 Fabric_Debug_00/cin_chk[1]:Q DFF 1 1 Fabric_Debug_00/cin_chk[1]:Q DFF 1 1 Fabric_Debug_00/cin_chk[1]:Q DFF 0 1 group1[1:0] 2'h2 2'h 2'h Fabric_Debug_00/cin_chk[1]:Q DFF 0 1 group2[1:0] 2'h3 2'h 2'h Fabric_Debug_00/cin_chk[5]:Q DFF 1 1 Fabric_Debug_00/cin_chk[4]:Q<		10	1	DFF	_base:Q	Debug_0t_n_ck	SERDES	
Prebric_Debug_U/ck_U/dri_crik[?!0] DFF 6 noc 6 noc Fabric_Debug_00/cin_chk[7]:Q DFF 1		0 th		DFF	_rcosc:Q	Debug_0eset_n	SERDES	
Fabric_Debug_00/cin_chk[6]:Q DFF 1 Fabric_Debug_00/cin_chk[6]:Q DFF 0 Fabric_Debug_00/cin_chk[5]:Q DFF 1 Fabric_Debug_00/cin_chk[5]:Q DFF 1 Fabric_Debug_00/cin_chk[4]:Q DFF 1 Fabric_Debug_00/cin_chk[3]:Q DFF 1 Fabric_Debug_00/cin_chk[2]:Q DFF 1 Fabric_Debug_00/cin_chk[1]:Q DFF 1 Fabric_Debug_00/cin_chk[0]:Q DFF 0 group1[1:0] 2'h2 2'h Fabric_Debug_00/cin_chk[1]:Q DFF 1 Fabric_Debug_00/cin_chk[3]:Q DFF 0 Image: State of the sta	-	on	8 NDE	DEE		Jebug_0/ck_0/cin	Fabric_	4
Fabric_Debug_00/cin_chk[5]:Q DFF 0 Fabric_Debug_00/cin_chk[5]:Q DFF 1 Fabric_Debug_00/cin_chk[4]:Q DFF 1 Fabric_Debug_00/cin_chk[3]:Q DFF 1 Fabric_Debug_00/cin_chk[3]:Q DFF 1 Fabric_Debug_00/cin_chk[2]:Q DFF 1 Fabric_Debug_00/cin_chk[1]:Q DFF 1 Fabric_Debug_00/cin_chk[1]:Q DFF 1 Fabric_Debug_00/cin_chk[1]:Q DFF 0 group1[1:0] 2'h2 2'h Fabric_Debug_00/cin_chk[1]:Q DFF 1 Fabric_Debug_00/cin_chk[1]:Q DFF 1 Fabric_Debug_00/cin_chk[1]:Q DFF 1 Fabric_Debug_00/cin_chk[1]:Q DFF 0 group2[1:0] 2'h3 2'h Fabric_Debug_00/cin_chk[5]:Q DFF 1 Fabric_Debug_00/cin_chk[4]:Q DFF 1	_					ric_Debug_00/cin	Fac	
Pabric_Debug_00/cin_chk[4]:Q DFF 1 Fabric_Debug_00/cin_chk[4]:Q DFF 1 Fabric_Debug_00/cin_chk[3]:Q DFF 1 Fabric_Debug_00/cin_chk[3]:Q DFF 1 Fabric_Debug_00/cin_chk[2]:Q DFF 1 Fabric_Debug_00/cin_chk[1]:Q DFF 1 Fabric_Debug_00/cin_chk[1]:Q DFF 1 Fabric_Debug_00/cin_chk[0]:Q DFF 0 Image: State of the state of	_		1			ric_Debug_00/cin	Fac	
Fabric_Debug_00/cin_chk[3]:Q DFF 1 Fabric_Debug_00/cin_chk[3]:Q DFF 1 Fabric_Debug_00/cin_chk[2]:Q DFF 1 Fabric_Debug_00/cin_chk[1]:Q DFF 1 Fabric_Debug_00/cin_chk[1]:Q DFF 1 Fabric_Debug_00/cin_chk[0]:Q DFF 0 Image: state of the state	-		1	DEE		ric_Debug_00/cin	Fat	
Fabric_Debug_00/cin_chk[2]:Q DFF 1 Fabric_Debug_00/cin_chk[2]:Q DFF 1 Fabric_Debug_00/cin_chk[1]:Q DFF 1 Fabric_Debug_00/cin_chk[0]:Q DFF 0 Image: State of the s	-		1	DEE	_CTIK[4]:Q	ric_Debug_00/cin	Fat	
Fabric_Debug_00/cin_chk[1]:Q DFF 1 Fabric_Debug_00/cin_chk[1]:Q DFF 1 fabric_Debug_00/cin_chk[0]:Q DFF 0 group1[1:0] 2'h2 2'h Fabric_Debug_00/cin_chk[1]:Q DFF 1 Fabric_Debug_00/cin_chk[1]:Q DFF 1 group2[1:0] 2'h3 2'h group2[1:0] 2'h3 2'h Fabric_Debug_00/cin_chk[5]:Q DFF 1 Fabric_Debug_00/cin_chk[4]:Q DFF 1		<u> </u>	1	DEE	_crik[5];Q	ric_Debug_00/cin	Fal	
Fabric_Debug_00/cin_chk[0]:Q DFF 0 // Fabric_Debug_00/cin_chk[0]:Q DFF 0 // Fabric_Debug_00/cin_chk[1]:Q DFF 1 // Fabric_Debug_00/cin_chk[0]:Q DFF 0 // group2[1:0] DFF 0 // Fabric_Debug_00/cin_chk[5]:Q DFF 0 // Fabric_Debug_00/cin_chk[5]:Q DFF 1 // Fabric_Debug_00/cin_chk[4]:Q DFF 1			1	DEE	_chk[1]+Q	ric_Debug_00/cin	Eak	
Image: Construction of the construc	-	<u> </u>	0	DEE		ric_Debug_00/cin	Fak	
Fabric_Debug_00/cin_chk[1]:Q DFF 1 Fabric_Debug_00/cin_chk[0]:Q DFF 0 group2[1:0] 2'h3 2'h Fabric_Debug_00/cin_chk[5]:Q DFF 1 Fabric_Debug_00/cin_chk[5]:Q DFF 1	_	2'h	2'h2	DIT		[1:0]	aroun1	
Fabric_Debug_00/cin_chk[0]:Q DFF 0 group2[1:0] 2'h3 2'h Fabric_Debug_00/cin_chk[5]:Q DFF 1 Fabric_Debug_00/cin_chk[4]:Q DFF 1		211	1	DEE	chk[1]+0	ric Debug 0 0/cin	Fak	
Image: Construction of the second s			0	DEE	_chk[0].0	ric_Debug_00/cin	Fab	
Fabric_Debug_00/cin_chk[5]:Q DFF 1 Fabric_Debug_00/cin_chk[4]:Q DFF 1	_	2'h	2'h3	DIT		[1:0]	aroup2	4
Fabric_Debug_00/cin_chk[4]:Q DFF 1	•		1	DEE	chk[5]·O		Fah	
	-	<u> </u>	1	DEE	_chk[4]+0	ric_Debug_00/cin	Fab	

The Active Probes tab provides the following options for probe points that are added from the Hierarchical View/ Netlist View:

- Display bus name. An automatically generated bus name cannot be modified. Only custom bus names can be modified.
- Expand/collapse bus or probe group.
- Move Up/Down the signal, bus, or probe group.
- Save (Active Probes list).
- Load (already saved Active Probes list).
- Delete (applicable to a single probe point added to the Active Probes tab.
- Delete All (deletes all probe points added to the Active Probes tab).
- In addition, the context (right-click) menu provides the following operations:
 - Create Group, Add/Move signals to Group, Remove signals from Group.
 - Ungroup.
 - Reverse bit order, Change Radix for a bus or probe group.

- Read, Write, or Delete the signal or bus or probe group.
- Green entries in the "Write Value" column indicate that the operation was successful.
- Blue entries in the "Read Value" column indicate values that have changed since the last read.

2.6.1 Context Menu of Probe Points Added to the Active Probes UI

When you right-click a signal or bus, you will see the following menu options:

Table 2-1. Probe Points Added to the Active Probes Tab - Context Menu

Situation	Options	User Interface	
For individual signals that are not part of a probe group or bus	 Read Delete Poll Create Group Add to Group Move to Group 	SYS_SERDES_sb_0_SDIF0_INIT_ADR_PM/DITE-SYS_SEDDES_sb_0/CORECONFIGP_0/pwrite:Q Read Delete Poll Create Group Add to Group Move to Group	
For individual signals in a probe group	 Read Delete Poll Create Group Add to Group Move to Group Remove from Group 	group[4:0] count_0_q[7]:count_0/q[7]:Q count_0_q[6]:count_0/q[6]:Q count_0_q[5]:count_0/q[5]:Q count_0_q[4]:count_0/q[4]:Q SYS_SERDES_sb_0/CORECONFIGP_0/soft_reset_reg[12SERDES_ SYS_SERDES_sb_0/CORECONFIGP_0/soft_reset_reg[14:8,6:2,0] SYS_SERDES_sb_0/CORECONFIGP_0/soft_reset_reg[14SERDES_ SYS_SERDES_sb_0/CORECONFIGP_0/soft_reset_reg[13SERDES_ SYS_SERDES_sb_0/CORECONFIGP_0/soft_reset_reg[13SERDES_ SYS_SERDES_sb_0/CORECONFIGP_0/soft_reset_reg[12SERDES_ SYS_SERDES_sb_0/CORECONFIGP_0/soft_reset_reg[12SERDES_ SYS_SERDES_sb_0/CORECONFIGP_0/soft_reset_reg[13SERDES_ SYS_SERDES_sb_0/CORECONFIGP_0/soft_reset_reg[11SERDES_ SYS_SERDES_sb_0/CORECONFIGP_0/soft_reset_reg[11SERDES_sb_0/CORECONFIGP_0/soft_reset_reg	[12]:Q [14]:Q [13]:Q [12]:Q [11]:Q
For individual signals in a bus	 Read Delete Poll Create Group Add to Group 	count_0_q[19:0] count_0_q[19]:count_0/q[19]:Q count_0_q[18]:count_0/q[18]:Q count_0_q[17]:count_0/q[17]:Q count_0_q[16]:count_0/q[16]:Q count_0_q[15]:count_0/q[16]:Q count_0_q[14]:count_0/q[15]:Q count_0_q[13]:count_0/q[14]:Q count_0_q[12]:count_0/q[13]:Q count_0_q[11]:count_0/q[11]:Q count_0_q[10]:count_0/q[11]:Q	

Libero[®] SoC v2021.1 Debugging

con	tinued		
Situation	Options	User Interface	
For a bus	Delete	count_0_q[19:0]	and a second
	Reverse	count_0_q[19]:count_0/q[19]:Q	Delete
	Bit Order	count_0_q[18]:count_0/q[18]:Q	Reverse Bit Order
	Change	count_0_q[17]:count_0/q[17]:Q	Change Radix to Rinary
	Radix to	count_0_q[16]:count_0/q[16]:Q	Change Radix to binary
	Poll	count_0_q[15]:count_0/q[15]:Q	Poll
	Create	count_0_q[14]:count_0/q[14]:Q	Create Group
	Group	count_0_q[13]:count_0/q[13]:Q	
		count_0_q[12]:count_0/q[12]:Q	
		count_0_q[11]:count_0/q[11]:Q	
For a	Delete		
probe	Reverse	count_0_q[2]:count_0/q[2]:Q	Delete
group	Order	count_0_q[1]:count_0/q[1]:Q	Beverse Bit Order
	Change	count_0_q[0]:count_0/q[0]:Q	Change Badix to Binary
	Radix to	count_0_q[6]:count_0/q[6]:Q	
	• Poll	count_0_q[5]:count_0/q[5]:Q	Poll
	Create	SYS_SERDES_sb_0/CoreAHBLite_0/ma	Create Group [15:7,!
	Group	SYS_SERDES_sb_0/CoreAHBLite_0	Ungroup 16/mas
	Ungroup	SYS_SERDES_sb_0/CoreAHBLite_0/ma	atrix4x16/mastersite_0/matrix4x16/mas
		SYS_SERDES_sb_0/CoreAHBLite_0/ma	atrix4x16/mastersite_0/matrix4x16/mas

2.6.2 Differences Between a Bus and a Probe Group

A bus is created automatically by grouping selected probe nets with the same name into a bus. **Note:** A bus cannot be ungrouped.

A Probe Group is a custom group created by adding a group of signals in the Active Probes tab into the group. The members of a Probe Group are not associated by their names. **Note:** A Probe Group can be ungrouped.

In addition, certain operations are also restricted to the member of a bus, whereas they are allowed in a probe group.

The following operations are not allowed in a bus:

- Move to Group: Moving a signal to a probe group
- **Remove from Group**: Removing a signal from a probe group

2.7 Memory Blocks

Memory debug accesses the RAMs present in the fabric. Large SRAM or micro SRAM can be accessed through JTAG. SmartDebug takes the access from the user interface via fabric control bus (FCB) to read and write into the locations. Once the read operation is performed, the interface is relinquished and given back to the user interface. During this operation, any data read may be outdated or unreliable and you may not be able to access the memory until the SmartDebug has finished its operation.

The Memory Blocks tab in the Debug FPGA Array dialog box shows the hierarchical view of all memory blocks in the design. The depth and width of blocks shown in the logical view are determined by the user in SmartDesign, RTL, or IP cores using memory blocks.

Notes:

- RAM is not accessible to the user when SmartDebug is accessing RAM blocks.
- RAM is not accessible to the user during a read or write operation.
 - During a single location write, the RAM block is not accessible. If multiple locations are written, the RAM block is accessed and released for each write.
 - When each write is completed, access returns to the user, so the access time is a single write operation time.

The following figure shows the hierarchical view of the Memory Blocks tab. You can view logical blocks and physical

blocks. Logical blocks are shown with an L (¹), and physical blocks are shown with a P (¹).

Figure 2-9. Memory Blocks Tab - Hierarchical View

mory Blocks Selection	5 ×	FPGA Array debug data
Filter:	Search	Uve Probes Active Probes Memory Blocks Probe Insertion
Instance Tree	Select	Data Widh: Port Used:
		Read Block Save Block Data Write Block

You can only select one block at a time. You can select and add blocks in the following ways:

• Right-click the name of a memory block and click Add as shown in the following figure.

Figure 2-10. Adding a Memory Block

ory Blocks Selection	ē ×	FPGA Array debug data
ilter: Temory Blocks:	Search Select	Live Probes Active Probes Memory Blocks Probe Insertion User Design Memory Block:
Instance Tree		Port Used:
		Read Block Save Block Data Write Block

• Click on a name in the list and then click Select.

- Select a name, drag it to the right, and drop it into the Memory Blocks tab.
- Enter a memory block name in the Filter box and click Search or press Enter. Wildcard search is supported.

Note: Only memory blocks with an L or P icon can be selected in the hierarchical view.

2.7.1 Memory Block Fields

The following memory block fields appear in the Memory Blocks tab.

User Design Memory Block

The selected block name appears on the right side. If the block selected is logical, the name from top of the block is shown.

Data Width

If a block is logical, the depth and width is retrieved from each physical block, consolidated, and displayed. If the block is physical, the width is 9-bits, and the depth is 128 for uSRAM blocks and 2048 for LSRAM blocks.

Port Used

This field is displayed only in the logical block view. Because configurators can have asymmetric ports, memory location can have different widths. The port shown can either be Port A or Port B. For two-port SRAM, where both ports are used for reading, Port A is used. This field is hidden for physical blocks, as the values shown will be irrespective of read ports.

Memory Block Views

The following figure shows the Memory Blocks tab fields for a logical block view.

Figure 2-11. Memory Blocks Tab Fields for Logical Block View

emory Blocks Selection	e ×	FPGA Array debug data
Filter:	Search	Live Probes Active Probes Memory Blocks Probe Insertion
Memory Blocks:	Select	User Design Memory Block: mem Depth X Width: 2048 X 32
Instance Tree		Port Used: Port A 💌
Barren mem _0.0 Barren _0.0 Barren _0.0 Barren _0.0 Barren _0.1 Barren _0.1 Barren _0.2 Barren _0.2 Barren _0.2 Barren _0.3 Barren _0.3 Barren _0.3 Barren _0.3 Barren _0.3		Read Block Save Block Data Write Block

The following figure shows the Memory Blocks tab fields for a physical block view.

mory Blocks Selection	8 ×	FPGA Array debug data
Filter:	Search	Live Probes Active Probes Memory Blocks Probe Insertion
Memory Blocks:	Select	User Design Memory Block: mem/mem_mem_0_0/INST_RAM1K20_IP Depth X Width: 2048 X 10
Instance Tree		
B mem_mem_0_3 B Primitives INST_RAM1K20_IP		Read Block Save Block Data Write Block

Figure 2-12. Memory Blocks Tab Fields for Physical Block View

2.7.2 Read Block

Memory blocks can be read once they are selected. If the block name appears on the right-hand side, the Read Block button is enabled. Click **Read Block** to read the memory block.

Logical Block Read

A logical block shows three fields. User Design Memory Block and Depth X Width are read only fields, and the Port Used field has options. If the design uses both ports, Port A and Port B are shown under options. If only one port is used, only that port is shown.

Biols Search Filter: Search Memory Blocks: Search Uve Probes Active Probe Memory Blocks Probe Insertion Instance Tree Instance Tree Port List Po
Instance Tree Port Used: Port
● ■ ■ 0 1 2 3 4 5 6 7 8 9 A B C D E F ● ● ■
Control (Control (Contre) (Contro) (Contro) (Contro) (Contro) (Contro) (Contro) (Contro)
Control Contro Control Control Control Control Control Control Control Control Co
Companyee Companyee
DIST_RAMICO_IP 0000 2E13006C 22169358 D3AICEA0 88102808 AE4FA47C DE703809 50A528F1 0181116D E5637#83 A2F5C501 C875607C D8+6A170 1E3FBC9E 8E994EDF 2EA72120 61F2E
Read Block Save Block Data Write Block

Figure 2-13. Logical Block Read

The data shown is in Hexadecimal format. In the figure above, data width is 32. Because each hexadecimal character has 4 bits of information, you can see 8 characters corresponding to 32 bits. Each row has 16 locations (shown in the column headers) which are numbered in hexadecimal from 0 to F.

Note: For all logical blocks that cannot be inferred from physical blocks, the corresponding icon does not contain a letter.

Logical Block Read for ECC Enabled Blocks

Note: This feature is applicable only for the RTG4 family devices.

Libero[®] SoC v2021.1 Debugging

Two-Port RAMs support Error Correcting Code (ECC) that provides the capability of Single Error Correction and Double Error Detection (SECDED). Logical block view for ECC enabled blocks highlights the data in case any corruption is detected. All erroneous data is highlighted in red. Hover your cursor over the error to display a tooltip that shows the ECC error with the offset details. Once the logical block is read, all the physical block data is recorded for navigating to the respective physical block so that you can view the respective physical block without having to read from the device again.

		y debug data			1										
er: Search	Live Pro	bes Acti	re Probes	Mensory Blog	ka Probe	Insertion									
mory Blocks:Select	User De	sign Memory	Block: RT	GHTPSRAM_C	2_0/RTG4TP	SRAM_C2_0									
in memory blocks for BCC errors:Scan	Port Um	ittic id:	36 P1	-bit srt A	-										
stance Tree		0	1	2	3	4	5	6	7	8	9	A	B	c	-
B RTG4TPSRAM_C1_0 B RTG4TPSRAM_C1_0	0000	000000000	000000001	0000000002	00000003	000000004	000000805	000000006	000000007	000000008	000000009	00000000A	000000008	000000000	-
RTG4TPSRAM_C2_0	0010	000000030	000000011	000000012	000000013	000000014	000000015	000000036	000000017	000000018	000000019	A1000000	000000018	00000001C	
R RTG4TPSRAM_C2_RTG4TPSRA R RTG4TPSRAM_C2_RTG4TPSRA R RTG4TPSRAM_C2_RTG4TPSRA	0020	000000020	000000021	000000022	00000023	000000024	000000025	00000025	000000027	000000028	00000029	00000002A	000000028	000000020	
REAL PRANTICE 2010 (FTPSRAL REAL PRANTICE 2010) REAL PRANTICE 2010 (FTPSRAL REAL PRANTICE 2010) REAL PRANTICE 2010 (FTPSRAL REAL PRANTICE 2010) REAL PRANTICE 2010	0030	000000030	000000031	00000032	000000033	000000034	00000035	00000036	000000037	000000038	000000039	00000003A	000000038	000000030	
	0040	000000040	000000041	000000042	000000043	000000044	000000045	000000046	000000047	000000048	000000049	000000044	0000000@	000000040	
	0050	000000050	000000051	000000052	000000053	000000054	000000055	000000056	000000057	000000058	000000059	00000005A	000000058	000000050	
	0060	000000060	000000061	000000062	000000063	000000064	000000065	000000066	000000067	000000068	000000069	00000006A	000000068	000000060	1
	0070	00000070	000000071	000000072	00000073	000000074	000000075	00000076	000000077	000000078	00000079	00000007A	000000078	000000070	
	0080	000000080	000000081	00000032	00000083	000000084	00000035	00000086	000000087	00000038	000000089	00000008A	000000088	000000080	
	0090	000002090	000000091	00000092	00000093	000000094	00000095	000000F96	000000097	000000098	000000099	000000094	00000098	000000090	
	00A0	0000000040	0000000A1	0000000A2	0000000A3	0000000A4	0000000A5	000000046	0000000A7	0000000A8	000000049	0000000AA	000000048	0000000AC	
	0060	000000080	000000081	00000082	00000083	00000084	00000085	00000086	00000087	000000088	000000089	0000000EA	000000088	000000080	
	4	1000000000000	Laura and a second	1,000000000											Г
						Read Blo	dk Save	e Block Data	. Write	Block					
	-					~									_

Figure 2-14. Logical Block Read - ECC Enabled

Physical Block Read

When a Physical block is selected, only the User Design Memory Block and Depth X Width fields are shown.

Figure 2-15. Physical Block Read

Filter: Search Une Probes A monry Blods: Probe Insertion Memory Blods: Select User Design Memory Blods: Probe Insertion Insertion Instance Time 0 1 2 3 4 5 6 7 8 9 A B C D E																a debute de	EDCA Asses	emory blooks selection 🖉 🗛 :
Instance Tree 0 1 2 3 4 5 6 7 8 9 A 8 C D E											ertion K20_IP	Probe Insi	ry Blocks _mem_0_0/0	Memor mem/mem, 2048 X 10	ctive Probes ry Block:	y debug da bes A sign Memo Width:	Uve Pro User Der Depth X	Filter: Search Menory Blods: Select
	F	E	D	С	8	A	9	8	7	6	5	4	3	2	1	0		Instance Tree
		200	10.5	-	207		10.2	174	245	210		177		-			0000	E S men
□ ⊕ # mon_men_go ⊕ # mon_men_go ⊕ # mon_men_go mon mon mon mon mon mon mon mon mon mon	DAA	300	ca	300	367	14.	10.3	1/A	315	DAU	104	1//	639	3*1	000	UAD	0000	B & Primitives
- ■ PNT_RAMINGD_P 0010 107 3CC 3CA 37C 299 0C6 30A 39F 214 12E 1FE 37D 398 036 3CE	000	3CE	036	398	370	1FE	12E	214	39F	30A	0C6	299	37C	3CA	300	107	0010	- 3 INST_RAM1K20_IP - 38 mem mem 0 1
9 35 Primitives 10000 069 31F 306 209 1A6 1A0 163 020 3A8 3AC 252 03C 396 2CE 22A	23E	22A	2CE	396	030	252	3AC	348	020	163	1AD	146	209	306	31F	0E9	0020	B Primitives INST RAMIKON IP
						-												B & men_men_0_2
- #FPmtVeS #ST_RAMI20_IP 003 323 28A 046 354 18P 046 1/1 0E5 308 3A6 250 09E 2± 12E 0EC	320	OEC	12E	211	09E	250	346	308	0E6	1/1	048	188-	354	048	ZBA	323	0030	Primtives INST_RAMIK20_IP
⊡ 18 men_mem_0_3 0040 00C 088 340 388 0FC 009 1F1 00D 363 011 0FC 2ED 13E 18F 05D	027	05D	1BF	13E	2ED	OFC	011	363	000	1F1	009	OFC	388	340	088	0DC	0040	B S men_men_0_3 B S Primitives
■ DIST_RAMICO_P 0050 159 158 15C 135 104 066 211 00F 24C 0CA 0F3 047 194 066 2FA	358	2FA	QE6	194	0A7	0F3	OCA	2AC	00F	211	066	104	135	15C	158	159	0050	- DIST_RAM1620_IP
Read Block Save Block Data Write Block						dk	Write Blo	Data	Save Block	Block	Read							
			_		_	_							_	_	_			1

Physical Block Read for ECC Enabled Blocks

Note: This feature is applicable only for the RTG4 family devices.

Instead of data being shown in a matrix form, for ECC enabled blocks, the data internally is spread across Port A and Port B and hence they are concatenated to show the 18-bit data offset value in a single column. Similarly, ECC bits are concatenated from the two ports and shown in the adjacent column.

nory Blocks Selection	6 ×	FPGA Arra	v debug	data			
Filter:	Search	Live Pro	obes	Active Pro	bes Memory Bl	ocks Probe Inser	tion
Memory Blocks:	Select	User De Port We	sign Mer dth:	mory Block:	RTG4TPSRAM_	C2_0/RTG4TPSRAM	C2_0/RTG4TPSRAM_C2_RTG4TPSRAM_C2_0_RTG4TPSRAM_R0C0/INST_RAM1K18_RT_IP
Scan memory blocks for ECC errors:	Scan		Data	ECC bits	Error Detected	Corrected Data	
Instance Tree		0000	00000	oc	С		-
H RTG4TPSRAM_C1_0 RTG4TPSRAM_C1_0 RTG4TPSRAM_C1_0	PTG4TPSRA	0001	00001	02			
E RTG4TPSRAM_C1	RTG4TPSRA.	0002	00042	07	Single-Bit	00002	
E RTG4TPSRAM_C2_0	TOATPERA	0003	00003	09			
RTGHTPSRAM_C2_RTGHTPSRA RTGHTPSRAM_C2_RTGHTPSRA RTGHTPSRAM_C2_RTGHTPSRA RTGHTPSRAM_C2_RTGHTPSRA RTGHTPSRAM_C2_RTGHTPSRA		0004	00004	1F			
		0005	00055		AL DECK		
RTG4TPSRAM_C2	RTGHTPSRA	0000			Plate Dit	0.202	
E & RTG4TPSRAM_C2	RTG4TPSRA	0006	00806	14	Single-Bit	00006	
		0007	00005	1A	Single-Bit	00007	
		8000	00008	19			
		0009	00009	17			
		000A	0000A	12			-
						Read Block	Save Block Data Write Block
			_				

Figure 2-16. Physical Block Read - ECC Enabled

The following table describes the columns displayed in the physical block view.

Table 2-2. Physical Block View for ECC Enabled Blocks

Column	Description
Data	18-bit physical block data offset value.
ECC bits	6-bit ECC value.
Error Detected	Displayed identified error type. The error type value can be either Single-Bit or Multi-Bit.
Corrected Data	If the error is a single-bit error, then the tool suggests the corrected data. The suggested data can be copied to the data cell in order to write in to the device. Right-click the corrected data to view an option to copy the data automatically to the Data cell.

Once the block is read, a log is generated and all the erroneous locations are listed. This log is also seen during a physical block read or when navigated from logical block view to physical. The same is true for navigation from physical to logical block view.

2.7.3 Write Block

A memory block write can be done on each location individually.

Logical Block Write

A logical block shows each location of width. The written format is hexadecimal numbers from 0 to F. Width is shown in bits, and values are shown in hexadecimal format. If an entered value exceeds the maximum value, SmartDebug displays a pop-up message showing the range of allowed values.

Figure 2-17. Logical Block Write

y blocks Selection of V	C EDCA A	and deliver de																
e: Search Search nory Blocks: Select	Uve I User Dept	ray debug di Probes A Design Memo n X Width:	ctive Probes ry Block:	Memor mem 2048 X 32	ry Blocks	Probe Ins	ertion											
stance Tree	Port	Jsed:		Port A	•													
8 men 8 8 men men 0.0		0	1	2	3	4	5	6	7	8	9	A	В	с	D	E	F	ŀ
Primtives INST_RAMIK20_IP	000	AEB66D5	88258000	DF30E8F1	F4823A29	76686887	7EEF558A	CB35E450	55A6A785	271800BA	297E96D3	896819AC	D30E77C7	30C07206	E 62317005	39AB68F0	A1162D5	4
B 2 Primitives	001	AA 1E 348	FFFFFFFF	803128EA	FOB4EBBC	B9CF8849	9AEASA66	59E2F88A	33AD6DCP	F 49988804	E4ABF39E	240382FE	F76CF38D	29EE03CB	883F6516	68D0CEE	E 77E2586	0
B S mem_mem_0_2 B S Primitives	002	0 012A7779	8281438F	DBSSFSEB	ED013E69	C541FBD6	AF 38 ABOO	DFEBC883	4#2A410	367161D8	D986E8DC	ADECE522	D9506010	50F707CB	78863366	2372881	62CD401	ε
INST_RAMIK20_IP E mem_mem_0_3 Promitiver	003	D6F6EC9	0EDAC15	C4€1E628	04E257A4	3818F6OF	91FD6028	D689F281	014CED76	08CC13EE	3ABCBDD	F02EB870	4786034€	BAA4A67	e 7F47F89E	322FE870	D643719	0
TINST_RAMIK20_IP	004	3E130060	22169358	D3A1CEA	0 88 1D 28D8	AE4FA470	DE703809	SOA52BF1	01811160	E5637FB3	A2F5C501	C8756D70	D846A170	1E3FBC9E	8E994EDF	2EA7212	61F2E41	7 -
							Read	Block	Save Block	Data	Write Blo	*						
	<u> </u>									-		_						_

Logical Block Write for ECC Enabled Blocks

Note: This feature is applicable only for the RTG4 family devices.

You can inject an error into the logical block by writing on the location. Read the logical block to verify if the data is corrupted and also to highlight the corresponding error location.

Figure 2-18. Inject Error - Logical Block Write for ECC Enabled Blocks

erry Blocks Selection Iter: emory Blocks: can memory blocks for ECC errors:	67 × Search Select Scan	PPGA Array Live Pro User De Port Wo Port Use	y debug data bes Activ sign Memory I fith: hd:	re Probes Block: RT 36 Pr	Memory Blos G-ITPSRAM_C bit vt A	ks Probe 2_0/RTG4TP!	Insertion)							
Instance Tree			0	1	2	3	4	5	6	7	8	9	A	(*
RTG4TPSRAM_C1_0 RTG4TPSRAM_C1_0		0000	000000000	00000001	000000002	00000003	00000004	000000005	000000006	000000007	00000008	000000009	A00000000	00000
E & RTG4TPSRAM_C2_0		0010	000000010	000000011	000000012	000000013	000000014	000000015	000000016	000000017	000000018	000000019	00000001A	00000
RTG4TPSRAM_C2_F	CTG4TPSRA	0020	000000020	000000021	000000022	00000023	00000024	000000025	000000026	000000027	000000028	000000029	0000002A	00000
H & RTG4TPSRAM C2 RTG4TPSRA, H & RTG4TPSRAM C2 RTG4TPSRA, H & RTG4TPSRAM C2 RTG4TPSRA, RTG4TPSRAM C2 RTG4TPSRA,		0030	000000030	000000031	000000032	00000033	00000034	00000035	00000036	000000037	000000038	000000039	0000003A	00000
		0040	000000040	000000041	000000042	000000043	000000044	000000045	000000046	000000047	000000048	000000049	00000004A	00000
RTG4JRAM_C0_0	RTG4TPSRA	0050	000000050	000000051	000000052	000000053	000000054	000000055	000000056	000000057	000000058	000000059	00000005A	00000
		0060	000000060	000000061	000000062	00000063	000000064	000000065	000000066	00000067	000000068	000000069	0000006A	00000
Edit and Write to ir	niect error 🝊	0070	OFFFFEE70	000000071	000000072	00000073	00000074	00000075	00000076	000000077	000000078	000000079	00000007A	00000
	ð 🔥	0080	000000080	000000081	000000082	00000083	00000084	00000085	00000086	000000087	000000088	000000089	0000008A	00000
		0090	000000090	000000091	000000092	000000093	000000094	00000095	00000096	000000097	000000098	000000099	00000009A	00000
		00.40	000000040	0000000A1	0000000A2	0000000A3	0000000A4	0000000A5	000000046	000000A7	000000048	000000049	0000000AA	00000 -
						Read	Block S	ave Block Da	ta W	ite Block				

Libero[®] SoC v2021.1 Debugging

Physical Block Write

Physical blocks have a fixed width of 9 bits. The maximum value that can be written in hexadecimal format is 1FF. If an entered value exceeds the limit, SmartDebug displays a popup message showing the range of values that can be entered.

Figure	2-19.	Physical	Block	Write
--------	-------	----------	-------	-------



Physical Block Write for ECC Enabled Blocks

Note: This feature is applicable only for the RTG4 family devices.

You can inject error into the physical block by writing onto the location. Read the physical block to verify if the data is corrupted and also to display the erroneous data, and its location. A single-bit corrected data is also suggested.

Note:

Once the data is corrupted (written) onto physical block location, the logical block is outdated. On navigating to the logical view, the locations of corrupted data will be updated only after Read Block is clicked.

Figure 2-20. Inject Error - Physical Block Write for ECC Enabled Blocks

emory Blocks Selection	e ×	FOCA Arra	e dahan	data				
	22	Trankia	vering	uovo				
Filter:	Search	Live Pro	bes	Active Pro	bes Memory Bi	odal Probe Inse	rton	
Memory Blocks:	Select	User De	sign Men	nory Block:	RTG4TPSRAM_	C2_0/RTG4TPSRAM	LC2_0/RTG4TPSRAM_C2_RTG4TPSRAM_C2_0_RTG4TPSRAM_R0C0/8	NST_RAMIK18_RT_J
Scan memory blocks for ECC errors:	Scan	Port Wk	ithe		12-bit			
-			Data	ECC bits	Error Detected	Corrected Data		<u>*</u>
Instance Tree		0000	00000	OC				
B S RTG4TPSRAM_C1_0 RTG4TPSRAM_C2_0		0001	01235	02			Edit and Write to Inject error	
RTG4TPSRAM_C2_0 RTG4TPSRAM_C2_R	TG4TPSRA	0002	00002	07				
TEAL STORAGE STORAG	TG4TPSRA TG4TPSRA	0003	00003	09				
RTG4TPSRAM_C2_R	TG4TPSRA TG4TPSRA	0000						
RTG4TPSRAM_C2_R RTG4TPSRAM_C2_R	TG4TPSRA TG4TPSRA	0004	00004	JP.				
H S RTG4TPSRAM_C2_R	TG4TPSRA	0005	00005	11				
		0006	00006	14				-
						Read Block	Save Block Data Write Block	
1						-		
Limitation of Injecting Errors

The error injection is discretionary. Generally ECC algorithm has limitations as far as a Multi-bit detection is concerned. If the data corrupted is beyond 3 or 4-bits, then this might result in any one of the following scenarios:

- An incorrect Single-bit corrected data is suggested.
- Error might not be detected because the ECC calculated for the corrupted data might be the same ECC calculated originally.

2.7.4 Scan Memory

Note: This feature is applicable only for the RTG4 family devices.

Memory Hierarchy in the **Debug FPGA Array** window is enhanced to display whether the ECC enabled memory blocks are corrupted or not by providing a scan option.

Click **Scan** to scan the ECC enabled memory blocks for errors. If there are no errors in a memory block, a green tick appears on to the left of memory block name. Otherwise, a red circle indicating the data is corrupted appears.

Figure 2-21. Scan Memory Blocks for ECC Errors



2.7.5 Unsupported Memory Blocks

If RTL is used to configure memory blocks, it is recommended that you follow RAM block inference guidelines provided by Microchip. See Inferring Microsemi SmartFusion2 RAM Blocks for more information.

SmartDebug may or may not be able to support logical view for memory blocks that are inferred using RTL coding not specified in the above document.

2.7.6 Memory Blocks in Demo Mode

A temporary memory data file is created in the designer folder for each type of RAM selected. All memory data of all instances of USRAM, LSRAM, and other RAM types is written to their respective data files. The default value of all memory locations is shown as 0s, and is updated based on your changes.

Both physical block view and logical block view are supported.

2.8 **Probe Insertion (Post-Layout)**

Probe insertion is a post-layout debug process that enables internal nets in the FPGA design to be routed to unused I/Os. Nets are selected and assigned to probes using the Probe Insertion window in SmartDebug. The rerouted design can then be programmed into the FPGA, where an external logic analyzer or oscilloscope can be used to view the activity of the probed signal.

Figure 2-22. Probe Insertion in the Design Process



Note: This feature is not available in standalone mode because of the need to run incremental routing.

The Probe Insertion debug feature is complementary to Live Probes and Active Probes. Live Probes and Active Probes use a special dedicated probe circuitry.

2.8.1 Inserting Probe and Programming the Device

To insert probe(s) and program the device:

- 1. Double-click **SmartDebug Design** in the Design Flow window to open the SmartDebug main window. **Note:** FlashPro Programmer must be connected for SmartDebug.
- 2. Select **Debug FPGA Array** and then select the Probe Insertion tab.

Figure 2-23. Probe Insertion Tab

be Insertion Data Selection	ē×	FPGA Array debu	ug data						
Hierarchical View Netlist View		Live Probes	Active Probes	Memory Blocks	Probe Insertion				
Filter:	Search							Delete	Delete All
Instance(s):	Add	Net		Driver		Package Pin	1	Por	t Name
Instance Tree		AND2_0_Y	AND2_0/U	0:Y		Unassigned	•	Probe_Insert0	
> 3 Primitives > 3 AND2_0 > 3 D_buf > 3 FCCC_0 > 3 MUX_SEL > 3 Reset > 3 Reset > 3 Stop > 4 UTAG_0		D_¢	UJTAG_0/I	NST_UJTAG_SYSRES	ET_FF_IP:UDRUPD	Unassigned	•	Probe_Insert1	
B User_CLK Ser_CLK Secont_0					Ins	ert probe(s) and	prog	ram the device	Run

In the left pane of the Probe Insertion tab, all available Probe Points are listed in instance level hierarchy in the Hierarchical View. All Probe Names are shown with the Name and Type in the Netlist View.

3. Select probe points from the Hierarchical View or Netlist View, right-click and choose **Add** to add them to the Active Probes UI. You can also add the selected probe points by clicking the **Add** button. The probes list can be filtered with the Filter box.

Each entry has a Net and Driver name which identifies that probe point.

The selected net(s) appear in the Probes table in the Probe Insertion tab, as shown in the following figure. SmartDebug automatically generates the Port Name for the probe. You can change the Port Name from the default if desired.

4. Assign a package pin to the probe using the drop-down list in the Package Pin column. You can assign the probe to any unused package pin (spare I/O).

<u> </u>								
obe Insertion Data S	election	e ×	FPGA Array debu	ig data				
Hierarchical View	Netlist View		Live Probes	Active Probes	Memory Blocks	Probe Insertion		
Filter:]	Search					Delete	Delete All
Instance(s):		Add	Net		Driver	Package Pin	Port	Name
Instance Tree			q_c[0]	count_0/q[0]:Q	H5	Probe_Insert0	
Primitives			q_c[1]	count_0/q[1]:Q	H6	Test2	
AND2_0			q_c[3]	count_0/q[3]:Q	36	Probe_Insert2	
Subser_CL Sec_CL Sec	tives L_RNO L_αγ _s							

Figure 2-24. Debug FPGA Array > Probe Insertion > Add Probe

5. Click Run.

This triggers Place and Route in incremental mode, and the selected probe nets are routed to the selected package pin. After incremental Place and Route, Libero automatically reprograms the device with the added probes.

The log window shows the status of the Probe Insertion run.

2.8.2 Deleting a Probe

To delete a probe, select the probe and click Delete. To delete all probes, click Delete All.

Note: Deleting probes from the probes list without clicking **Run** does not automatically remove the probes from the design.

2.8.3 Reverting to the Original Design

To revert to the original design after you have finished debugging:

- 1. In SmartDebug, click **Delete All** to delete all probes.
- 2. Click Run.
- 3. Wait until the action has completed by monitoring the activity indicator (spinning blue circle). Action is completed when the activity indicator disappears.
- 4. Close SmartDebug.

2.9 Event Counter

The Event Counter counts the signals that are assigned to Channel A through the Live Probe feature. This feature can track events from the MSS or the board. When the Event Counter is activated, and a signal is assigned to Channel A, the counter starts counting the rising edge transitions. The counter must be stopped to get the final signal transition count. During the count, you cannot assign another signal to Channel A/Channel B or go to any other tab on the window.

Figure 2-25. Event Counter Tab

Hierarchical View Netlist View	Live Probes Active Probes Memory	Live Probes Active Probes Memory Blacks Probe Ensertion				
Filter: Sea	rch Save	Load Delete Delete All				
Testanoldi	Name	Туре				
	a_0_c[5]:counter6_0\/q[5]:Q	DFF				
1 S counter5 0\ 2 S counter5 0\	q_0_c[4]:counter6_0\/q[4]:Q	DFF				
III Counter8_0\	q_0_c[3]:counter6_0Vq[3]:Q	DFF				
l.	q_0_c[2]:counter6_0Vq[2]:Q	DFF				
Fund Comba / Formance Manibas	q_0_c[1]:counter6_0Vq[1]:Q	DFF				
	q_0_s[0]:counter6_0Vq[0]:Q	DFF				
Activate Event Counter Reset Edge Selected: Rising	t q_2_c[6]:counter7_0\/q[6]:Q	DFF				
	q_2_c[5]:counter7_0Vq[5]:Q	DFF				
Time elapsed (s): 5 Stop	q_2_c[4]:counter7_0\/q[4]:Q	DFF				
Total Events: In Progress.	q_2_c[3]:counter7_0\/q[3]:Q	DFF				
re Selected: Rising re elapsed (s): [5] Stop tal Events: In Progress. nel : q_0_c(5):counter6_0Vq(5):Q	q_2_c[2]:counter7_0\/q[2]:Q	DFP				
	q_2_c[1]:counter7_0\q[1]:Q	DFF				
	q_2_c[0]:counter7_0\q[0]:Q	DPF				
	a c[4]:counterS 0Va[4]:0	DFF +				
	Assign to Channel A -> g 0 cl50ccou	nter6 0Ve[5]:0 Unassign				
	Anima in Channel 2					
Event Counter Frequency Monitor User Clock Frequencie	s Augra Chames					
ster evene	·····					

2.9.1 Activating the Event Counter

You can activate the Event Counter in either of the following two ways:

- Click the Event Counter tab.
 - 1. Click Activate Event Counter .
 - 2. Click the Live Probe tab.
 - 3. Assign a signal to Channel A.

ng kangapang pang						
e/Active Probes Selection	• •	FPGA Array debug data				
Herarchical View Netlist View		Live Probes Active Pr	obes Memory Blo	ocks Probe Inse	rtion	
Filter:	Search	[Save	Load	Delete	Delete All
Instance(s):	Add	Name		т	vpe	-
the second secon		q_0_c(5]:counter6_0\/q	(5):Q	0	FF.	
+ E counter6_0\		q_0_c[4]:counter6_0Vq	(4:Q	C	FF	
iti acounter8_0\		q_0_c(3):counter6_0Vq	[3]:Q	C	FF.	
1		q_0_c[2]:counter6_0Vq[(2):Q	C	FF	
		q_0_c[1]:counter6_0Vq	[1]:Q	C	FF	
 Event counter/requency nonitor 		q_0_c[0]:counter6_0Vq[[0]:Q	0	FF	
Activate Event Counter	teset	q_2_c[6]:counter7_0\q	pa		FF	
Edge Selected: Rising		q_2_c[5]:counter_0Vq	Assign to Char Assign to Char	inel B C	FF	
Time elapsed (s):	Stop	q_2_c(4):counter7_0Vq	(4):Q		eF.	
Total Events: 0		q_2_c[3]:counter7_0Vq[[3]:Q	0	er	
Signal : q_0_c(5):counter6_0\/q(5):Q		q_2_c[2]:counter7_0\/q[[2]:Q	0	er	
		q_2_c(1):counter7_0Vq	(1):Q	C	er .	
		q_2_c(0):counter7_0Vq((0):Q	0	er	
		q_c[4]:counter5_0Vq[4]	:Q	0	eF.	-
		Assign to Channel A	> q_0_c[5]:counte	r6_0Vq[5]:Q		Unassign
		Assign to Channel B	>			Unassign
Event Counter Frequency Monitor User Clock Freque	ndes					

Figure 2-26. Activating the Event Counter - Assign a Signal

- Click the Live Probe tab.
 - 1. Assign a signal to Probe Channel A.
 - 2. Click the **Event Counter** tab.
 - 3. Click Activate Event Counter.

C DEBUG PPOA Array			- 0
J =			
Live/Active Probes Selection	× FPGA Array debug data		
Hierarchical View Netlist View	Live Probes Active Probes Mem	ory Blocks Probe Insertion	
Filter: Search	Save	Load Delete	Delete All
	Name	Туре	-
Instance(s):Add	q_0_c[5]:counter6_0\/q[5]:Q	DFF	
	q_0_c[4]:counter6_0\/q[4]:Q	DFF	
E = counter8_0\	q_0_c[3]:counter6_0\/q[3]:Q	DFF	
	q_0_c[2]:counter6_0\/q[2]:Q	DFF	
	q_0_c[1]:counter6_0Vq[1]:Q	DFF	
	q_0_c[0]:counter6_0\/q[0]:Q	DFF	
Activate Event Counter	q_2_c[6]:counter7_0\/q***	DEF	
Edge Selected: Rising	q_2_c[5]:counter7_0Vql Assign to	Channel B DFF	
Time elapsed (s): Stop	q_2_c[4]:counter7_0\/q[4]:Q	DFF	
Total Events: 0	q_2_c[3]:counter7_0\/q[3]:Q	DFF	_
Signal : q_0_c[5]:counter6_0Vq[5]:Q	q_2_c[2]:counter7_0\/q[2]:Q	DFF	
	q_2_c[1]:counter7_0\/q[1]:Q	DFF	
	q_2_c[0]:counter7_0\/q[0]:Q	DFF	
	q_c[4]:counter5_0Vq[4]:Q	DFF	•
	Assign to Channel A -> q_0_c[5]:	counter6_0//q[5]:Q	Unassign
	Assign to Channel B ->		Unassion
Event Counter Frequency Monitor User Clock Frequencies			

Figure 2-27. Activating the Event Counter - Assign Probe Channel

2.9.2 Running the Event Counter

Event Counter automatically runs the counter, which is indicated by a green LED. The counts are updated every second, and are shown next to Total Events. FPGA Array debug data and the control tabs in the Event Counter panel are disabled while Event Counter is running. When a signal is assigned, the signal name appears next to Signal.

re/Active Probes Selection 🖉 🗙	PPGA Array debug data		
Herarchical Vew Netlist View	Live Probes Active Probes Memory Bi	idia Probe Insertion	
Filters	Seve	Lord Delete	Delete Al
Instance(s):	Rame	Туре	-
H B counter5 01	q_0_s(\$):cunter5_0Vc(\$;Q	OFF	
11 E counter6_0\ 11 E counter7_0\	q_0_c(4):counter5_0Va(4):Q	DFF	
(# E counterd_0)	q_9_c(3):counterti_9\/c(3):Q	DFF	
	q_0_s(2):counter6_0Va[2]:Q	DPF	
Event Country Description Hawking	q_0_s(1):counter6_0Vs(1):Q	DFF	
	q_0_s(0):sourcer6_0Va(0):Q	DFF	
Activate Event Counter	q_2_c(6):munter7_0Va[6]:Q	DEE	
Edge Selected: Rising	q_2_c(5):counter7_0\lq[5]:Q	CIFF	
Time elapsed (s): 5100	q_2_c(4):counter7_0\/q[4]:Q	CFP	
Total Events: In Progress.	q_2_c[3]:cnunter7_0\lq[3]:Q	DFF	
Sgnal : q_0_c(\$):counter6_0(/q(\$):Q	q_2_c(2):counter7_0\lq[2]:Q	DFF	
	q_2_c(1):munter7_0\lq(1):Q	DFF	
	9_3_c[0]:munter7_0Vo[0]:Q	CP/P	
	q_c(4)counter5_8Vq(4)Q	DPF	-
	Assign to Diarvel A -> q_0_c(5) counts	ALEVERIQ	Unamon
Event Counter Frequency Monitor User Ook Frequencies	Assign to Charvel 8 ->		Unassign
tabs disabled	Window	disabled	

Figure 2-28. Running the Event Counter

2.9.3 Stopping the Event Counter

The only button enabled when Event Counter is running is the **Stop** button. A red LED is shown to indicates the Event Counter has stopped. FPGA Array debug data and the control tabs in the Event Counter panel are enabled when Event Counter is not running.

1077)			
	ex mer to the to		
	FPGA Array debug data		
Herarchical View Netlist View	Live Probes Active Probes 1	Memory Blocks Probe Insertion	
Filter: Search	Save	Load Delete Del	ete Al
Instance(s). Add	Name	Type	*
	q_0_c[5]:counter6_0Vq[5]:Q	DFF	
H S counter5_0\ H Counter5_0\ H Counter7_0\	q_0_c[4]:counter6_0[/q[4]:Q	DFF	
* Tocunter8_01	q_0_c[3]:counter6_0[/q[3]:Q	DE±	
	q_0_c[2]:counter6_0\/q[2]:Q	DFF	
Event Comber/Freedoms Monitor	q_0_c[1]:counter6_0[/q[1]:Q	DFF	
	a_0_c[0]:counter6_0\/q[0]:Q	DFF	
Activate Event Counter 🔸 🦟 Reset	q_2_c[6]:counter7_0\/q[6]:Q	DFF	
Edge Selected: Rising	a_2_c[5]:counter7_01/q[5]:Q	DPF	
Time elapsed (s): 8	q_2_c[4]:counter7_0\/q[4]:Q	DFF	
Total Events: 2809692	q_2_c[3]:counter7_01/q[3]:Q	Dite	_
Signal : q_0_c(5):counter6_0\/q(5):Q	a_2_c(2):counter7_0\/q[2]:Q	DFF	Ĩ
Final value	q_2_c[1]:counter7_0\/q[1]:Q	DF#	
	q_2_c[0]:counter7_01/q[0]:Q	DFF	
	q_c[4]:counter5_0\/q[4]:Q	DFF	-
	Assign to Channel A -> q_0_c	:[5]:counter6_0/ya[5]:Q U	nassign
	Assign to Changel 8 ->	u	hassion
Event Counter Frequency Monitor User Oock Frequencies			

Figure 2-29. Stopping the Event Counter

Note: When a DC signal (signal tied to logic '0') is assigned to Live Probe Channel A, or if there are no transitions on the signal assigned to Live Probe Channel A with initial state '0', the Event Counter value is updated as '1' when the counter is stopped. This is a limitation of the FHB IP, and will be fixed in upcoming releases.

For more information, see Frequency Monitor and User Clock Frequencies.

2.10 Frequency Monitor

The Frequency Monitor calculates the frequency of any signal in the design that can be assigned to Live Probe channel A. The Frequency Monitor must be activated before or after the signal is assigned to Live Probe Channel A. You can enter the time to monitor the signal. The accuracy of results increases as the monitor time increases. The unit of measurement is displayed in Megahertz (MHz). During the run, progress is displayed in the pane.

ve/Active Probes Selection	83	FPGA Array debug data		
Hierarchical View Netlist View		Live Probes Active Probes Memo	ary Blocks Probe Insertion	
Filter:	Search	Save	Load Delete	Delete All
testano (c).		Name	Туре	-
instance(s):		q_0_c[5]:counter6_0\/q[5]:Q	DFF	
E CounterS_0\		q_0_c[4]:counter6_0\/q[4]:Q	DFF	
E counter8_0		q_0_c[3]:counter6_0\/q[3]:Q	DFF	
		q_0_c[2]:counter6_0\/q[2]:Q	DFF	
E frank Countar/Francisco Monitor		q_0_c[1]:counter6_0\/q[1]:Q	DFF	
Event counter/requency nonitor		q_0_c(0):counter6_0\/q[0]:Q	DFF	
Activate Frequency Meter	RESET	q_2_c[6]:counter7_0Vq[6]:Q	DFF	
Monitor time (s): 0.1		q_2_c[5]:counter7_0\/q[5]:Q	DFF	
Frequency (MHz): ()		q_2_c[4]:counter7_0Vq[4]:Q	DFF	
Signal : q_2_c[6]:counter7_0\/q[6]:Q		q_2_c[3]:counter7_0\/q[3]:Q	DFF	
		q_2_c[2]:counter7_0\/q[2]:Q	DFF	
		q_2_c[1]:counter7_0\/q[1]:Q	DFF	
		q_2_c[0]:counter7_0\/q[0]:Q	DFF	
		q_c[4]:counter5_0Vq[4]:Q	DFF	-
		Assign to Channel A -> q_2_c[6]:c	ounter7_0Vq[6]:Q	Unassign
		Assign to Channel B ->		Unassign
Event Counter Frequency Monitor Use	er Clock Frequencies			

Figure 2-30. Frequency Monitor Tab

In the **Frequency Monitor** tab, you can activate the Frequency Monitor, change the monitor time (delay to calculate frequency), reset the monitor, and set the frequency in megahertz (MHz). Click the drop-down list to select monitor time value. During the frequency calculation, all tabs on the right side of the window are disabled, as well as the tabs in the FHB pane.

2.10.1 Activating the Frequency Monitor

You can activate the Frequency Monitor in either of the following two ways:

- Click the Frequency Monitor tab.
 - 1. Click Activate Frequency Meter.
 - 2. Click the Live Probe tab.
 - 3. Assign a signal to Channel A (Channel B is not configured for spatial debug operations).

Debug FPGA Array		-	- 🗆
=			
/Active Probes Selection	日 × FPGA Array debug data		
Herarchical View Netlist View	Live Probes Active Probes Mem	ory Blocks Probe Insertion	
liber	Save	Load Delete	Delete All
	Mana I		
Instance(s):	Add	rype	
counter5_0\ counter5_0\	d_d_c[a].counter 6_0 yd[a].co		
Counter6_01 E scounter7_01	q_0_c[4]:counter6_0Vq[4]:Q	DFF	
<pre>counters_0\</pre>	q_0_c[3]:counter6_0\/q[3]:Q	DFF	
1	q_0_c[2]:counter6_0\/q[2]:Q	DFF	
-	q_0_c[1]:counter6_0\/q[1]:Q	DFF	
Event Counter/Frequency Monitor	Assign to Channel	el A DFF	
Activate Frequency Meter	RESET q_2_c[6]:counter7_0Vq[6]:Q	DFF	
Monitor time (s): 0.1	q_2_c[5]:counter7_0\/q[5]:Q	DFF	
Frequency (MHz): ()	q_2_c[4]:counter7_0\/q[4]:Q	DFF	
Signal : q_2_c[6]:counter7_0\/q[6]:Q	q_2_c[3]:counter7_0\/q[3]:Q	DFF	
	q_2_c[2]:counter7_0\q[2]:Q	DFF	
	q_2_c[1]:counter7_0Vq[1]:Q	DFF	
	q_2_c[0]:counter7_0\/q[0]:Q	DFF	
	q_c[4]:counter5_0Vq[4]:Q	DFF	•
	Assign to Channel A -> q_2_c[6]::	:sunter7_0Vq[6]:Q	Unassign
	Assign to Channel B ->		Unassign
Event Counter Frequency Monitor User Clock Freque	endes		

Figure 2-31. Activating the Frequency Monitor - Assign a Signal

- Click the Live Probe tab.
 - 1. Assign a signal to Channel A.
 - 2. Click the Frequency Monitor tab.
 - 3. Click Activate Frequency Meter.

Active Probes Selection	e ×	FPGA Array debug data		
Hierarchical View Netlist View		Live Probes Active Probes	Memory Blocks Probe Insertion	1
Filter:	Search	San	ve Load	Delete Delete All
2.1.222		Name	Туре	<u> </u>
Instance(s):	Add	q_0_c[5]:counter6_0\/q[5]:Q	DFF	
t = counter5_0)		q_0_c[4]:counter6_0Vq[4]:Q	DFF	
E counter/_0(q_0_c[3]:counter6_0\/q[3]:Q	DFF	
		g_0_c[2]:counter6_01/a[2]:0	DFF	
		g 0 c[1]:counter6 0/(g[1]:0	DFF	
Event Counter/Frequency Monitor		a 0 c[0]:counter6 0\/a[0]:0	DFF	
Activate Frequency Meter	RESET	a 2 c[6]:counter7 0\/a[6]:0	DFF	
Monitor time (s): 0.1		a 2 c[5]:counter7 0\/a[5]:0	DFF	
Frequency (MHz): 0		a 2 clalicounter? (Mold) 0	DEE	
Signal : q_2_c[6]:counter7_0\/q[6]:Q			000	
		q_2_c[s]:counter/_0/q[s]:Q	UPP	
		q_2_c[2]:counter7_0Vq[2]:Q	DFF	
		q_2_c[1]:counter7_0\/q[1]:Q	DFF	
		q_2_c[0]:counter7_0Vq[0]:Q	DFF	
		q_c[4]:counter5_0\/q[4]:Q	DFF	-
		Assign to Channel A -> q_2	_c[6]:counter7_0Vq[6]:Q	Unassign
		Assign to Channel B ->		Unassign
Event Counter Frequency Monitor User Clock R	Frequencies			

Figure 2-32. Activating the Frequency Monitor - Assign Probe Channel

2.10.2 Running the Frequency Monitor

The Frequency Monitor runs automatically, and is indicated by a green LED. While it is running, FPGA Array debug data and the control tabs in the panel are disabled. A progress bar shows the monitor time progress when it is 1 second and above (as shown in the following figure). The Reset button is also disabled during the run.

When a signal is assigned, the signal name appears next to the **Signal**.

Ø Debug FPGA Array			- 0
Live/Active Probes Selection 8	× FPGA Array debug data		
Hierarchical View Netlist View	Live Probes Active Probes Memory B	ocks Probe Insertion	
Filter: Search	Save	Load Delete	Delete All
Instance(s): Add	Name	Туре	<u>^</u>
	q_0_c[5]:counter6_0\/q[5]:Q	OFF	
 € counter6_0\	q_0_c[4]:counter6_0\/q[4]:Q	DFF	
E ■ counter8_0\	q_0_c[3]:counter6_0\/q[3]:Q	DFF	
	q_0_c[2]:counter6_0\/q[2]:Q	DFF	
Event Counter/Francescy Manitar	q_0_c[1]:counter6_0Vq[1]:Q	DFF	
	q_0_c[0]:counter6_0\/q[0]:Q	DFF	
Activate Frequency Meter	q_2_c[6]:counter7_0\/q[6]:Q	DFF	
Monitor time (s):	q_2_c[5]:counter7_0Vq[5]:Q	DFF	
20%	q_2_c[4]:counter7_0\/q[4]:Q	DFF	
Frequency (MHz): ()	q_2_c[3]:counter7_0Vq[3]:Q	DFF	
Signal : q_2_c[6]:counter7_0Vq[6]:Q	q_2_c[2]:counter7_0\/q[2]:Q	DFF	
	q_2_c[1]:counter7_0Vq[1]:Q	DFF	
	q_2_c[0]:counter7_0\/q[0]:Q	DFF	
	q_c[4]:counter5_0Vq[4]:Q	DFF	¥
	Assign to Channel A -> q_2_c[6]:count	er7_0\/q[6]:Q	Unassign
	Assign to Channel B ->		Unassion
Event Counter Frequency Monitor User Clock Frequencies			
Tabs disabled	Window	disabled	

Figure 2-33. Running the Frequency Monitor

2.10.3 Stopping the Frequency Monitor

The Frequency Monitor stops when the specified monitor time has elapsed. This is indicated by a red LED. The result appears next to Frequency. The window and the tabs on the control panel are enabled. The Reset button is also enabled to reset the Frequency to 0 to start over the next iteration. The progress bar is hidden when the Frequency Monitor stops.

A Array debug data ive Probes Active Probes M Save. Name q_0_c[5]:counter6_0Vq[5]:Q q_0_c[4]:counter6_0Vq[4]:Q	Memory Blocks Probe Insertion Load Delete Delete Al Type DFF	
Name Name q_0_c[5]:counter6_0Vq[5]:Q q_0_c[4]:Q	Memory Blocks Probe Insertion Load Delete Delete A Type DFF	-
Name q_0_c[5]:counter6_0Vq[5]:Q q_0_c[4]:counter6_0Vq[4]:Q	Load Delete Delete Al Type DFF	•
Name q_0_c(5):counter6_0\/q[5]:Q q_0_c(4):counter6_0\/q[4]:Q	Type DFF	-
q_0_c[5]:counter6_0Vq[5]:Q q_0_c[4]:counter6_0Vq[4]:Q	DFF	100
q_0_c[4]:counter6_0\/q[4]:Q		
	DFF	
q_0_c[3]:counter6_0Vq[3]:Q	DFF	
q_0_c[2]:counter6_0Vq[2]:Q	DFF	
q_0_c[1]:counter6_0Vq[1]:Q	DFF	
q_0_c[0]:counter6_0\/q[0]:Q	DFF	
q_2_c[6]:counter7_0Vq[6]:Q	DFF	
q_2_c[5]:counter7_0\/q[5]:Q	DFF	
q_2_c[4]:counter7_0Vq[4]:Q	DFF	
q_2_c[3]:counter7_0Vq[3]:Q	DFF	
q_2_c[2]:counter7_0Vq[2]:Q	DFF	
q_2_c[1]:counter7_0Vq[1]:Q	DFF	
g_2_c[0]:counter7_0Vg[0]:Q	DFF	
q_c[4]:counter5_0Vg[4]:Q	DFF	-
Assign to Channel A -> q_2_c	[6]:counter7_0/\q[6]:Q Unassi;	n
Assign to Channel 8 ->	Unassi	.
		_
	117 da	
	q_0_c[1]:counter6_0]v[q[1]:Q q_0_c[0]:counter6_0]v[q[0]:Q q_2_c[6]:counter7_0]v[q[5]:Q q_2_c[5]:counter7_0]v[q[5]:Q q_2_c[3]:counter7_0]v[q[3]:Q q_2_c[3]:counter7_0]v[q[3]:Q q_2_c[3]:counter7_0]v[q[3]:Q q_2_c[2]:counter7_0]v[q[3]:Q q_2_c[2]:counter7_0]v[q[3]:Q q_2_c[2]:counter7_0]v[q[3]:Q q_2_c[4]:counter7_0]v[q[3]:Q q_2_c[4]:counter7_0]v[q[3]:Q q_2_c[4]:counter7_0]v[q[3]:Q q_2_c[4]:counter7_0]v[q[3]:Q q_2_c[4]:counter7_0]v[q[3]:Q q_2_c[4]:counter7_0]v[4]:Q q_2_c[4]:counter7_0]v[4]:Q q_2_c[4]:counter5_0]v[4]:Q Assign to Channel A -> -> ->	q_0_c(1):counter6_0/\q(1):Q DFF q_0_c(0):counter6_0/\q(1):Q DFF q_2_c(5):counter7_0/\q(5):Q DFF q_2_c(5):counter7_0/\q(5):Q DFF q_2_c(5):counter7_0/\q(5):Q DFF q_2_c(5):counter7_0/\q(5):Q DFF q_2_c(5):counter7_0/\q(5):Q DFF q_2_c(2):counter7_0/\q(2):Q DFF q_2_c(2):counter7_0/\q(2):Q DFF q_2_c(1):counter7_0/\q(2):Q DFF q_2_c(1):counter7_0/\q(2):Q DFF q_2_c(1):counter7_0/\q(4):Q DFF q_2_c(1):counter7_0/\q(4):Q DFF q_2_c(1):counter7_0/\q(4):Q DFF q_2_c(6):counter7_0/\q(6):Q DFF Assign to Channel A -> q_2_c(6):counter7_0/\q(6):Q

Figure 2-34. Stopping the Frequency Monitor

For more information, see Event Counter and User Clock Frequencies

2.11 FPGA Hardware Breakpoint Auto Instantiation

The FPGA Hardware Breakpoint (FHB) Auto Instantiation feature automatically instantiates an FHB instance per clock domain that is using gated clocks (GL0/GL1/GL2/GL3) from an FCCC instance. The FHB instances gate the clock domain they are instantiated on. These instances can be used to force halt the design or halt the design through a live probe signal. Once a selected clock domain or all clock domains are halted, you can play or step on the clock domains, either selectively or all at once. The FPGA Hardware Breakpoint controls in the SmartDebug UI allow you to control the debugging cycle.

Note: The FHB Auto-Instantiation for RTG4 will instantiate a CCC/PLL, which does not enable the insertion of PLL Loss of Lock auto-reset logic. This auto-reset logic is recommended when using the RTG4 in production/ flight applications per Customer Notifications CN19009 and PCN18009.7 on the Microchip website. The PLL auto-reset logic is not required in lab environments where the RTG4 is not exposed to thermal cycling or radiation environments. Therefore, it is not recommended to generate a flight bitstream of an RTG4 design that includes the FHB instantiation.

To enable this option, select the Enable FHB Auto Instantiation check box in the Design flow tab of the Project Settings dialog box (*Libero > File > Project Settings*).

Note: FHB auto-instantiation can also be done in the "Import netlist as VM file" flow as shown in the following figure.

4		
Device selection Device settings Design flow Analysis operating conditions Simulation options DD file Waveforms Visim commands Timescale Simulation Blankies Simulation Blankies	HOL source files language options Libero SoC succosts mixed-RL language designs; you can import liveling and HOL in the same project. For HOL files, you may choose between HOL-3001 and HOL 43. Verlag © System iterilog IVEL IVEL IVEL IVEL IVEL	Save Decard
	I-KC, generated files language options I-KC, generated files language options I-KC, files generated by Libers SoC such as configured cores, SmartClesign components and post-layout gate level netists use the preferred language option. I-KC files generated by Libers SoC such as configured cores, SmartClesign components and post-layout gate level netists use the preferred language option. I-KC files generated by Libers SoC such as configured cores, SmartClesign components and post-layout gate level netists use the preferred language option. I-KC files generated by Libers SoC such as configured cores, SmartClesign components and post-layout gate level netists use the preferred language option. I-KC files generated by Libers SoC such as configured cores, SmartClesign components and post-layout gate level netists. I-KC files generated by Libers SoC such as configured cores, SmartClesign components and post-layout gate level netists. I-KC files generated by Libers SoC such as configured cores, SmartClesign components and post-layout gate level netists. I-KC files generated by Libers SoC such as configured cores, SmartClesign components and post-layout gate level netists. I-KC files generated by Libers SoC such as configured cores, SmartClesign components and post-layout gate level netists. I-KC files generated by Libers SoC such as configured cores, SmartClesign components and post-layout gate level netists. I-KC files generated by Libers SoC such as configured cores, SmartClesign components and post-layout gate level netists. I-KC files generated by Libers SoC such as configured cores, SmartClesign components and post-layout gate level netists. I-KC files generated by Libers SoC such as configured cores, SmartClesign components and post-layout gate level netists. I-KC files generated by Libers SoC such as configured cores, SmartClesign components and post-layout gate level netists. I-KC files generated by Libers SoC such as configured cores, SmartClesign components and post-layout gate level netists. I-KC files gene	
	Crubie synthesis Ze Enable FPGA Nardware Breakpoint Auto Statantiation Synthesis gate level netlist format	
	Kerlog nethodology E00 netlot Design nethodology Use standalone initialization for MDDR/FDDR/BERDES perghenals	
	Reports Maximum number of high fanout nets to be displayed: 10	
	Abort flow if errors are found in Physical Design Contributing (DIC) Robot flow if errors are found in Triining Constraints (DIC)	

Figure 2-35. Enable FHB Auto Instantiation in Project Settings Dialog Box: Design flow Tab

FHB controls appear in the Debug FPGA Array dialog box when there is an auto- instantiated FHB instance in the design. See the following figure.

Figure 2-36. FPGA Hardware Breakpoint (FHB) Controls

e/Active Probes Selection & X	FPGA Array debug data			
Herarchical View Netlist View	Live Probes Active Probes Memor	ry Blocks		
Filter: Search	+ - + + Save	Load	Delete	Delete All
Instance(s)-	Name	Type	Read Value	Write Value
Post Receipt	FCCC_0_Count_c[19:0]	DFF	20'hDD849	20'h
> scount_epcs_0	FCCC_1_Count_c[19:0]	DFF	20'h47D45	20'h
S count epos 2\	FCCC_2_Count_c[19:0]	DFF	20'hC1548	20'h
Operate on All Clock Domains Operate on Selected Clock Domain Select Clock Domain : FCCC_0/GL0_INST v Trigger Setup Trigger Setup				
Operate on All Clock Domains Operate on Selected Clock Domain Select Clock Domain : FCCC_0/GL0_INST				
Operate on Al Clock Domains Operate on Selected Clock Domain Select Clock Domain: FCCC_0/GL0_PIST Tigger Setue Tigger Setue Tigger Setue Tigger Setue Reset Arm Trigger Export Waveform				

You can choose **Operate on All Clock Domains** or **Operate on Selected Clock Domain** by selecting the appropriate radio button. Selecting either of these modes sets the FHB instances to the respective mode. Once you assign the Live Probe PROBE_A connection and click **Arm Trigger**, the DUT halts on the next positive edge that occurs on the signal connected to Live Probe PROBE_A.

When you choose Operate on Selected Clock Domain mode, the Select Clock Domain combo box is enabled,

and all available clock domains are listed. The Halt (Pause) , Play , and Step buttons are associated for that clock domain. If you switch between clock domains in this mode, previous clock domain settings are not retained.

Note: The Operate on Selected Clock Domain mode is not supported for RTG4 devices.

When you choose **Operate on All Clock Domains** mode, the Select Clock Domain combo box is disabled. The Halt, Play, and Step buttons are associated for all clock domains.

The Trigger Signal is shown as Not Connected until a live probe is assigned. See the following figure.

e/Active Probes Selection	e x	FPGA Array debug data						
Herarchical View Netlist View		Live Probes Active P	robes Men	ory Blocks	Probe Inse	ertion		
Filter:	Search	+-++	Save	Lo	ad	Delete	Delete All	
Instance(s):	Add	Name		Type	1	Read Value	Write Value	
		▷ q_0_c[19:0]		D	Ŧ	20'h7FCEC	20'h	
> count_0\		▷ q_2_c[19:0]		D	Ŧ	20'h1AF18	20%	
> S count_2\		▷ q_1_c[19:0]		DE	ΨF.	20'hF3398	20%	
> s count_3\		▷ q_3_c[19:0]		D	ηF.	20'h0DC4C	207h	
FRGA Hardware BreakFoint Operate on Al Clock Domains Operate on Al Clock Domains FCCC_0/R.0_RGT Trigger Setup Trigger Setup	te on Selected Clock Domain							
FRGA Hardware BreakFoint Coperate on Al Clock Domains Copera Select Clock Domain : PCCC_0/G.0_NGT Trigger Setup Trigger Setup Edge Selected: Raing	te on Selected Clock Domain							
FRGA Handware BreakFoint Operate on Al Clock Domains Operate Select Clock Domain : PCCC_D/SLO_INST Trigger Setup Trigger Signal : Not Connected Edge Selected: Rising Delay Cycles Before Halt : 240	te on Selected Glock Domain							
FPGA Handware BreakPoint Coperate on Al Clock Domains Coperate Select Clock Domain : FCCC_0/GL0_INST Trigger Selaup Trigger Selaup Trigger Selected: Rising Delay Cycles Before Halt : 240 RESET	te on Selected Clock Domain							
FRGA Handware BreakPoint Coperate on Al Clock Domains Coperate on Al Clock Domains Coperate on Al Clock Domains Frequency Clock Domains Frequency Coperate Raining Delay Cycles Before Halt Frequency RESET Frequency	te on Selected Clock Domain							
FRGA Handware BreakPoint Coperate on Al Clock Domains Coperate on Al Clock Domains Coperate on Al Clock Domains Frequency Setup Frigger Setu	te on Selected Clock Domain							

When a probe is assigned to Live Probe PROBE_A, the Trigger Signal updates.

If you require a certain number of clock cycles before halting the clock domain after triggering, a value between 0 and 255 must be entered for Delay Cycles Before Halt before you click **Arm Trigger**. This sets the FHBs to trigger after the specified delay from the rising edge trigger.

Delay is not applied to a forced Halt as shown in the following figure.

Active Probes Selection		e x										
			PPGAA	vray debug	casa							
Hierarchical View Netlist View	1.55		Live	Probes	Active	Probes	Memory	Blocks	Probe I	nsertion		1993
Filter:		Search	+		•] [s	ave		Load	Del	ete	Delete A
Instance(s):	6	Add	Nan	ne			_	Туре		Read Value	0	Write Value
			Þ	q_0_c[19:	0]			1	DFF	20'h7FCE	c	20'h
Count_0)			Þ	q_2_c[19:	0]			1	DFF	20'h1AF1	8	20'h
E count_2\			Þ	q_1_c[19:	0]			1	DFF	20'hF339	8	20'h
> 🐺 count_3\			Þ	q_3_c[19:	0]			1	DFF	20'h0DC4	c	20h
PRGA Handware BreakPoint Operate on Al Clock Domains O Opera Select Clock Domain : PCCC_0/GL0_PKST Trigger Setup Trigger Setup Trigger Signal : Not Connected	ite on Selected Cic	ock Domain										
PPGA Hardware BreakPoint Operate on Al Clock Domains Opera Select Clock Domain : PCCC_0/GL0_INST Trigger Setup Trigger Signal : Not Connected Edge Selected: Rising Delay Cycles Before Halt : 240	ate on Selected Clo	ock Domain *	I									
PPGA Hardware BreakPoint Operate on Al Clock Domains Operate Select Clock Domain : PCCC_0/GL0_INST Trigger Setup Trigger Signal : Not Connected Edge Selected: Raing Delay Cycles Before Halt : 240 RESET	te on Selected Cic	ock Domain	I									
PRGA Handware BecakPoint Coperate on Al Clock Domains Coperate Select Clock Domain : PCCC_0/GL0_PKST Trigger Setup Trigger Signal : Not Connected Edge Selected: Rising Delay Cycles Before Halt : 240 RESET Export Warveform	Arm Trigger	sck Domain *	I									

When a live probe connection is made and you click **Arm Trigger**, FPGA Hardware Breakpoint functionality is disabled until the trigger is disarmed automatically or the design is force halted.

e/Active Probes Selection	đ×	FPGA Array debug data			
Hierarchical View Netlist View		Uve Probes Active Probes Memo	ry Blocks Probe I	nsertion	
Filter:	Search	+ - + + Save	Load	Delete	Delete All
Instance(s):	Add	Name	Туре	Read Value	Write Value
		▶ q_0_c[19:0]	DFF	20'h7FCEC	20h
count_0\		▶ q_2_c[19:0]	DFF	20'h1AF18	20ħ
> S count_2\		▷ q_1_c[19:0]	DFF	20'hF3398	20h
S acount_3\		▷ [q_3_c[19:0]	DFF	20"h0DC4C	20%
FRGA Hardware BreakPoint C Operate on Al Clock Domains C Op Select Clock Domain : PCCC_0/GL0_BIST Trigger Setup Trigger Setup Trigger Setup C Operate on a content of the setup C Operate on t	erate on Selected Clock Domain	I			
	erate on Selected Clock Domain T T T T T T T T T T T T T T T T T T T				
PDCA Handware BreakPoint Point Operate on Al Clock Domains Operate on Al Clock Domains PCCC_0(Ex.0_PMST Trigger Setup Trigger Setup Delay Cycles Before Halt : 240 RESET RESET Export Waveform FU	erate on Selected Clock Domain	Deve to the Device			

2.11.1 Trigger Input

You can use the trigger input signal if you want an event in the DUT to trigger the FHB IP (for example, a particular state in the FSM or counter value, and so on) when this signal is asserted. If the trigger signal is already asserted (or HIGH) at the time of arming the FHB, the DUT is halted immediately.

Force Halt/Play/Step is done using the FPGA Hardware Breakpoint controls as shown in the following figure. Once the clock domain is halted, you can either force Play the clock domain or Step the clock domain by 1 clock cycle.

e/Active Probes Selection	e	X PPI	GA Array debu	data							
Hierarchical View Netlist View		. 0	Live Probes	Active Pre	bes Mer	mory Block	s Probe	Insertion			
Filter:	Search		• - •		Save		Load	De	slete	Delete	Al
Instance(s):	Add	1	Name			Туре		Read Valu	Je .	Write Value	
a sea sector.			> q_0_c[19:	0]			DFF	20h201E2	2	20ħ	1
> count_0			P q_2_c[19:	0]			DFF	20h201E2	2	20h	
> S count_2\			≥ q_1_c[19:	0]			DFF	20h201F2	2	20 th	
S scount_3\			≥ q_3_c[19:	0]			DFF	20h201F2	2	207h	
PPGA Handware BreakPoint Operate on Al Clock Domains Operate Select Clock Domain : PCCC_0/GL0_RKT Trigger Setup Trigger Setup Trigger Signal : a_0_c[17]:count_0Vq[17]: Edge Selected: Rising	e on Selected Clock Domain *)										
PRGA Handware BreakPoint PGGA Handware BreakPoint PGGC_0/GL0_NST Trigger Setup Trigger Setup Trigger Setup Const Raing Delay Cycles Before Halt : 240 RESET Reset Reset Reset Reset Reset Reset Reset Reset Reset Reset Reset Reset Reset Reset Reset Reset Reset Reset Reset Reset Reset Reset Reset Reset Res	e on Selected Clock Domain]									

You can save the waveform view of the selected active probes using Export Waveform by specifying the number of clock cycles to capture. The waveform is saved to a .vcd file.

2.11.2 FPGA Hardware Breakpoint Operations

Live Probe Halt

You can halt a selected clock domain or all clock domains in Live Probe Halt mode based on the mode selection (**Operate on All Clock Domains** or **Operate on Selected Clock Domain**).

Assign a signal to Live Probe PROBE_A in the **Live Probes** tab of the UI, and then click the **Active Probe** tab to see the FPGA Hardware Breakpoint controls.

Click **Arm Trigger** to arm the FHBs to look for a trigger on the signal connected to Live Probe PROBE_A. Once the trigger occurs, the clock domains are halted.

Note: If only one clock domain is halted, other clock domains continue to run, and you should anticipate results accordingly.

Note: Live Probe Halt can be delayed for a maximum of 255 clock cycles. The actual delay realized on hardware is calculated by the following equation:

```
Actual delay cycles on hardware = 
#Delay clock cycles before halt mentioned in smartdebug * (DUT clock frequency/FHB clock frequency)
```

Where, FHB clock frequency is device specific. The frequency for SmartFusion2 and IGLOO2 is 50 MHz, and RTG4 is 100 MHz.

For more information, see Assumptions and Limitations.

Force Halt

You can force halt a selected clock domain or all clock domains based on mode selection without having to wait for a trigger from a live probe signal. Click the **Halt** button in the FHB controls.

In **Operate on Selected Clock Domain** mode, the state of the Halt button is updated based on the state of the clock domain selected.

In **Operate on all Clock Domains** mode, the Halt button is disabled only when all clock domains are halted. Each clock domain is halted sequentially in the order shown in the Select Clock Domain combo box.

Note: If only one clock domain is halted, other clock domains continue to run, and you should anticipate results accordingly.

Play

Once the clock domain is in a halted state (live probe halt or force halt), you can click **Play** in the FHB controls. This resumes the clock domain from the halted state.

In **Operate on all Clock Domains** mode, each clock domain runs sequentially in the order shown in the Select Clock Domain combo box.

Step

Once the clock domain is in a halted state (live probe halt or force halt), you can click the **Step** button in the FHB controls. This advances the clock domain by one clock cycle and holds the state of the clock domain.

In **Operate on All Clock Domains** mode, each clock domain steps sequentially in the order shown in the Select Clock Domain combo box.

Waveform Capture

You can save the waveform view of the selected active probes using Export Waveform by specifying the number of clock cycles to capture in text box and then clicking **Capture Waveform**. The waveform is saved to a .vcd file.

You can view the waveforms by importing the .vcd file. The waveform file can be viewed in any waveform viewer that supports the .vcd file format.

Reset

You can reset a selected clock domain or all clock domains (based on the mode selection) by clicking **RESET** at any time. This resets the FHBs on clock domains and instructs FHB muxes not to look for a trigger.

2.11.3 Assumptions and Limitations

- If you select the auto instantiation option in Libero, you need to run Synthesis again (if already run) to get the FHB related functionality.
- Supported for FCC driven gated clocks (GL0/GL1/GL2/GL3) only.
- CLKINT_PRESERVE FHB is not auto-instantiated if the user design contains this macro.
- · Designs that have encrypted IPs are not supported.
- · EDIF using constraints flow is not supported.
- Live Probe triggering occurs on the Positive Edge only.
- For imported verilog netlist files (.vm files), you must run synthesis again to get FHB-related functionality. If synthesis is disabled and the netlist is compiled directly, FHB functionality is not inferred.
- If only one clock domain is halted during operations, other clock domains continue to run, and you should anticipate results accordingly.
- FHB performance can only be characterized against the clock which it is running at (i.e. 50 MHz).
 - If the DUT clock is running at or less than 50 MHz, the DUT clock will halt within one clock cycle (1 or less).
 - For frequencies higher than 50 MHz, the point at which the DUT halts cannot be guaranteed.

2.12 User Clock Frequencies

The User Clock Frequencies tab shows the frequencies that have been configured from the FCCC block. If assigned, live probe channels are temporarily unassigned, and reassigned after user clock frequencies have been calculated. The Refresh button recalculates frequencies if clocks have been changed.

e/Acuve Probes Selecto	1	e ×	PGA Array debug data				
Hierarchical View N	etlist View		Live Probes Active Probes M	Memory Blocks	Probe Insertion	n	
Filter:	Searc	h				Delete	Delete All
Instance(s):	Add			Name			Туре
Primitives		-	A_DOUT_0_c[8]:URAM_3\/sd_URAM	M_3_URAM_R0C4/	INST_RAM64x	18_IP:A_DOUT[0]	RAM64x18
URAM_0\ URAM_1\		E	A_DOUT_0_c[7]:URAM_3\/sd_URAM	M_3_URAM_R0C3/	INST_RAM64x	18_IP:A_DOUT[1]	RAM64x18
URAM_2\ URAM_3\			A_DOUT_0_c[6]:URAM_3\/sd_URAM	M_3_URAM_R0C3/	INST_RAM64x	18_IP:A_DOUT[0]	RAM64x18
▷ 1 count 6 0\		+	A_DOUT_0_c[5]:URAM_3\/sd_URAM	M_3_URAM_R0C2/	INST_RAM64x	18_IP:A_DOUT[1]	RAM64x18
Event Counter/Fre	quency Monitor		A_DOUT_0_c[4]:URAM_3\/sd_URAM	M_3_URAM_R0C2/	INST_RAM64x	18_IP:A_DOUT[0]	RAM64x18
[A_DOUT_0_c[3]:URAM_3\/sd_URAM	M_3_URAM_ROC1/	INST_RAM64x	18_IP:A_DOUT[1]	RAM64x18
User Clocks	Frequency (MHz)		A_DOUT_0_c[2]:URAM_3\/sd_URAM	M_3_URAM_R0C1/	INST_RAM64x	18_IP:A_DOUT[0]	RAM64x18
1 FCCC_0_GL0	~24.5		A_DOUT_0_c[1]:URAM_3\/sd_URAM	M_3_URAM_ROCO/	INST_RAM64x	18_IP:A_DOUT[1]	RAM64x18
2 FCCC_0_GL1	~48.7		A DOUT 0 c[0]:URAM 3\/sd URAM	M 3 URAM ROCO/	INST RAM64x	18 IP:A DOUT[0]	RAM64x18
3 FCCC_0_GL2	~97.4			/	-	,	
4 FCCC_0_GL3	~194.6						
					2) Ind UDAM	2 LIDAM DOCATNS	T DAME 4/19 1
			Assign to Chamitel A	001_0_c(8]:0RAM	_3V50_URAM_	_3_UKAM_RUC4/INS	0_04004X10_0
2			Assign to Channel B ->				
	aguancy Manitar		Unassign Channels				

Figure 2-37. User Clock Frequencies Tab/UI

For related information, see UG0449- SmartFusion2 and IGLOO2 Clocking Resources User Guide and UG0586-RTG4 FPGA Clocking Resources User Guide.

2.13 Pseudo Static Signal Polling

With Active Probes you can check the current state of any probe in the design. However, in most cases, you may not be able to time the active probe read to capture its intended value. For these cases, you can use Pseudo Static Signal Polling, in which the SmartDebug software polls the signal at intervals of one second to check if the probe has the intended value. This feature is useful in probing signals that reach the intended state and stay in that state.

From the Active Probes tab in the Debug FPGA Array dialog box, right-click a signal, bus, or group and select **Poll** to open the **Pseudo-static signal polling** dialog box as shown in the following figure.

Figure 2-38.	Debua	FPGA	Arrav	Dialog	Box -	Poll C)ption
1 iguio 2 00.	Dunug		<i></i>	Dialog	DOX		puon.

Incore rivora serecordi	6' X	FPGA	Array	debug	data						
Hierarchical View Netlist View		Liv	e Probe	es 🛛	Activ	e Probes	Mem	ory Blo	cks Probe 1	Insertion	
Filter:	Search			•] [+		Save		Load	Delete	Delete All
Instance(s):	Add	N	ame			-	_	Typ	e	Read Value	Write Value
		- 0	Shift,	Reg_(0/shft	_reg[13:	0]		DFF	14h0001	14h
A B D_FF_0	<u>^</u>		D_FF	_0/q_0	0:D_F	F_0/q:Q			DFF	0	. <u> </u>
										Read	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
A Shift Reg 0										Delete	
 Primitives 											
4 > shft_reg										Poll	
shft_reg[0]										Create Group.	
shft reg[1]									-		
shft reg[3]											
shft_reg[4]											
shft_reg[5]											
shft_reg[6]			C	_	_	_					
shft_reg[7]				Rea	d Act	ive Probe	s S	ave Ac	tive Probes' Da	Write A	ctive Probes
- surried[9]			N -1							100	

2.13.1 Scalar Signal Polling

To poll scalar signals, select Poll for 0 or Poll for 1.

The selected signal is polled once per second. It should be used for pseudo-static signals that do not change frequently. The elapsed time is shown next to **Time Elapsed in seconds**.

To begin polling, click Start Polling as shown in the following figure.

|--|

Colling Satur		
Poll for 0	Poll for 1	
lote: The selected signal is polled	d once per second. It should be used for pseudo-static signals	that do not change frequently
For more information abou ime Elapsed in seconds: 0	t pseudo-static signal polling, click the Help button.	
Help	Start Polling Stop Polling	Close
TICIP		Close

To end polling, click **Stop Polling** as shown in the following figure.

gnai: 0_FF_0/q_0:0_FF_0/	q:Q	
Polling Setup		
Poll for 0	Poll for 1	
Note: The selected signal is p	olled once per second. It should be used for pseudo-static signals t	hat do not change frequently.
For more information a	bout pseudo-static signal polling, click the Help button.	
Time Flansed in seconds: 0		
Time Elapsed in seconds: 0		
Time Elapsed in seconds: 0	Start Polling Stop Polling	
Time Elapsed in seconds: 0 Help	Start Polling Stop Polling	Close
Time Elapsed in seconds: 0 Help	Start Polling Stop Polling	Close

Figure 2-40. Pseudo-static signal polling Dialog Box (Scalar Signal Polling) - Stop Polling

Note: You cannot change the poll value or close the polling dialog box while polling is in progress.

The elapsed time is updated in seconds until the polled value is found. When the polled value is found, **User value matched** is displayed in green in the dialog box as shown in the following figure.

Figure 2-41. Pseudo-static signal polling Dialog Box (Scalar Signal Polling) - User Value Matched

gnai: D_FF_0/q_0:D_FF_0/q:Q		
Polling Setup		
Poll for 0	Poll for 1	
Note: The selected signal is polled once For more information about pset	per second. It should be used for pseudo-static signals the used for pseudo-static signal polling, click the Help button.	nat do not change frequently.
User Value matched		
	Start Polling Stop Polling	
Help		Close

2.13.2 Vector Signal Polling

To poll vector signals, enter a value in the text box. The entered value is checked and validated. If an invalid value is entered, start polling is disabled, and an example displays showing the required format.

Figure 2-42.	Pseudo-static signa	l polling Dialog	Box	Vector Sign	al Polling)

gnal: Sh	ift_Reg_0/shft_reg		
Polling Set	up		
Poll for	14'h0		
Nata: The	calected signal is called one	a par earand. It should be used for periods static	innale that do not change from until
Note: The	selected signal is polled ono	e per second. It should be used for pseudo-static second. It should be used for pseudo-static signal polling, dick the Help button.	signals that do not change frequently.
Note: The For Time Elaps	selected signal is polled onc more information about pse ed in seconds: 0	e per second. It should be used for pseudo-static eudo-static signal polling, click the Help button.	signals that do not change frequently.
Note: The For Time Elaps	selected signal is polled onc more information about pse ed in seconds: 0	e per second. It should be used for pseudo-static eudo-static signal polling, click the Help button.	signals that do not change frequently.
Note: The For Time Elaps	selected signal is polled onc more information about pse ed in seconds: 0	e per second. It should be used for pseudo-static seudo-static signal polling, click the Help button.	signals that do not change frequently.
Note: The For Time Elaps	selected signal is polled onc more information about pse red in seconds: 0	e per second. It should be used for pseudo-static seudo-static signal polling, dick the Help button. Start Polling Stop Polling	signals that do not change frequently.
Note: The For Time Elaps Help	selected signal is polled onc more information about pse red in seconds: 0	e per second. It should be used for pseudo-static seudo-static signal polling, click the Help button. Start Polling Stop Polling	signals that do not change frequently.
Note: The For Time Elaps Help	selected signal is polled onc more information about pse red in seconds: 0	e per second. It should be used for pseudo-static seudo-static signal polling, click the Help button.	signals that do not change frequently.

Figure 2-43. Pseudo-static signal polling Dialog Box (Vector Signal Polling) - After Validation

a. It should be used for pseudo-static signals that do not change frequently. ignal polling, dick the Help button. art Polling Stop Polling
Close

When you enter a valid value and click **Start Polling** is clicked, polling begins.

To end polling, click Stop Polling.

Note: You cannot change the poll value or close the polling dialog box while polling is in progress.

The elapsed time is updated in seconds until the polled value is found. When the polled value is found, **User value matched** is displayed in green in the dialog box.

2.14 Debug SERDES (SmartFusion2, IGLOO2, and RTG4)

You can examine and debug the SERDES blocks in your design in the Debug SERDES dialog box (shown in the figure below).

To Debug SERDES, expand SmartDebug in the Design Flow window and double-click Debug SERDES.

SERDES Block identifies which SERDES block you are configuring. Use the drop-down menu to select from the list of SERDES blocks in your design.

2.14.1 Debug SERDES - Configuration

2.14.1.1 Configuration Report

The Configuration Report output depends on the options you select in your PRBS Test and Loopback Tests. The default report lists the following for each lane in your SERDES block:

Lane mode - Indicates the programmed mode on a SERDES lane as defined by the SERDES system register.

PMA Ready - Indicates whether PMA has completed its internal calibration sequence for the specific lane and whether the PMA is operational. See the SmartFusion2 or IGLOO2 High Speed Serial Interfaces User Guide on the Microchip website for details.

TxPII status - Indicates the loss-of-lock status for the TXPLL is asserted and remains asserted until the PLL reacquires lock.

RxPLL status - Indicates the CDR PLL frequency is not grossly out of range of with incoming data stream.

Click **Refresh Report** to update the contents of your SERDES Configuration Report. Changes to the specified SERDES register programming can be read back to the report.

2.14.1.2 SERDES Register Read or Write

You can provide a script to read/write commands to access the SERDES control/status register map. Enter the script file path in the **Script** text box or click the **Browse** button to navigate to your script file. Click **Execute** to run the script.

s	SERDES Block: SERDESIF_0	set
Debug SERDES	Configuration Report:	
Configuration Tests PRBS Test Loopback Test	Serdes Block SERDESIF_0: Lane node : EPCS (custom) PMA Ready : True TxPLL status : Locked RxPLL status : Locked Lane 1: Lane mode : EPCS (custom) PMA Ready : True TxPLL status : Locked Lane 2: Lane mode : EPCS (custom) PMA Ready : True TxPLL status : Locked Lane 3: Lane mode : EPCS (custom) PMA Ready : True TxPLL status : Locked Lane 3: Lane mode : EPCS (custom) PMA Ready : True TxPLL status : Locked Lane 3: Lane mode : EPCS (custom) PMA Ready : True TxPLL status : Locked Lane 3: Lane mode : EPCS (custom) PMA Ready : True TxPLL status : Locked RxPLL status : Locked	Refresh Report
	SERDES Register Read or Write: Script:	Execute

Figure 2-44. Debug SERDES - Configuration

Note: The PCIe and XAUI protocols only support PRBS7. The EPCS protocol supports PRBS7/11/23/31.

2.15 Debug SERDES – Loopback Test

Loopback data stream patterns are generated and checked by the internal SERDES block. These are used to self-test signal integrity of the device. You can switch the device through predefined tests.

SERDES Block identifies which SERDES block you are configuring. Use the drop-down menu to select from the list of SERDES blocks in your design.

2.15.1 SERDES Lanes

Select the **Lane** and **Lane Status** on which to run the Loopback test. Lane mode indicates the programmed mode on a SERDES lane as defined by the SERDES system register.

2.15.2 Test Type

PCS Far End PMA RX to TX Loopback - This loopback brings data into the device and deserializes and serializes the data before sending it off-chip. This loopback requires 0PPM clock variation between the TX and RX SERDES clocks.

See the SmartFusion2 or IGLOO2 High Speed Serial Interfaces User's Guide on the Microchip website for details.

Near End Loopback (On Die) - To enable, select the Near End Loopback (On Die) option and click **Start**. Click **Stop** to disable. Using this option allows you to send and receive user data without sending traffic off-chip. You can test design functionality without introducing other issues on the PCB.

	SERDES Block: SERDESIF_0	
Debug SERDES Configuration Tests PRBS Test Loopback Test	Lane 0 status: RxPLL TxPLL Test Type: PCS Far End PMA Rx to Tx Loopback Near End Serial Loopback (On Die)	Start Stop
Help		Close

Figure 2-45. Debug SERDES - Loopback Test

See the SmartFusion2 or IGLOO2 High Speed Serial Interfaces User Guide on the Microchip website for details.

2.15.3 Running Loopback Tests in Demo Mode

You can run Loopback tests in demo mode. The Debug SERDES demo mode is provided to graphically demonstrate the SERDES features. By default, all channels are enabled. As shown in the following figure, the mode displays working channels and channels with connectivity issues to help you see the available options.



2.16 Debug SERDES – PRBS Test

PRBS data stream patterns are generated and checked by the internal SERDES block. These are used to self- test signal integrity of the device. You can switch the device through several predefined patterns.

SERDES Block identifies which SERDES block you are configuring. Use the drop-down menu to select from the list of SERDES blocks in your design.

2.16.1 SERDES Lanes

Check the box or boxes to select the lane(s) on which to run the PRBS test. Then select the Lane Status, test type, and pattern for each lane you have selected. Lane mode indicates the programmed mode on a SERDES lane as defined by the SERDES system register. See the examples below.

		SERDES Block: SER				
Debug SERDES Configuration Tests PRBS Test Loopback Test	Lane 0 Status: Lane Number Lane 0	Near End Serial Loopb	aack (On-Die) Data Rate Gbps	PRBS7 RxPU	TxPLL Reset Error Count	Lock to data
Help						Close

Figure 2-46. SERDES Lanes - Single Lane Selected

Figure 2-47. SERDES Lanes - Multiple Lanes Selected

	SERDES Lanes:	Lane 0 🔽 Lane 1 🔽 Lar	ne 2 🔝 Lane	3 Re	set Selected	Lanes			
bug SERDES	Lane 0 Status:	Near End Serial Loopb	adk (On-Die)	•	PRBS7	RXPLL	TXPLL	Lock to data	•
Tests	Lane 1 Status:	Near End Serial Loopb	adk (On-Die)	•	PRBS7	RXPLL	TxPLL	Lock to data	•
Loopback Test	Lane 2 Status:	Near End Serial Loopb	ack (On-Die)	•	PRBS7	RXPLL	TXPLL	Lock to data	•
	Lane Number	Cumulative Error Count	Data Rate		Bit Error F	Rate 🔲	Reset Error Count		
	Lane 0	0		Gbps	NA	_	E	_	
	Lane 1	0		Gbps	NA		8		
	Lane 2	0		Gbps	NA				
									Start
									Stop

2.16.2 Test Type

Near End Serial Loopback (On-Die) enables a self-test of the device. The serial data stream is sent internally from the SERDES TX output and folded back onto the SERDES RX input.

Serial Data (Off-Die) is the normal system operation where the data stream is sent off-chip from the TX output and must be connected to the RX input via a cable or other type of electrical interconnection.



ocony serious				-					Contract little
	SERDES Lanes: 📝 L	SERDES Block: SERI	DESIF_0 +)	Ret	set Selected	Lanes			
Debug SERDES									
Configuration	Lane 0 Status:	Near End Serial Loopb	ack (On-Die)	*	PRBS7	RXPLL	TXPLL	Lock to data	•
PRRS Test	Lane 1 Status:	Serial Data (Off-Die)		-	PRBS7	RxPLL	TXPLL	Lock to data	٠
Loopback Test	Lane 2 Status:	Serial Data (Off-Die)		-	PRBS7	RXPLL	TXPLL	Lock to data	•
	Lane 3 Status:	Near End Serial Loopb	ack (On-Die)	*	PRBS7	RxPLL	TXPLL	Lock to data	•
	Lane Number	Cumulative Error Count	Data Rate		Bit Error F	late	Reset Error Count		
	Lane 0 (0		Sbps	NA				
	Lane 1 (5		Sbps	NA		1		
	Lane 2	0	-	Sbps	NA				
	Lane 3 (0		Sbps	NA		0		
								-	Start
									Stop
Help								C	Close

If more than one SERDES Lane has been selected, the test type can be selected per lane. In the following example, Near End Serial Loopback (On-Die) has been selected for Lane 0 and Lane 3, and Serial Data (Off-Die) has been selected for Lane 1 and Lane 2.

2.16.3 Pattern

The SERDESIF includes an embedded test pattern generator and checker used to perform serial diagnostics on the serial channel, as shown in the following table. If more than one lane is selected, the PRBS pattern can be selected per lane.

Pattern	Туре
PRBS7	Pseudo-Random data stream of 2 [^] 7 polynomial sequences.
PRBS11	Pseudo-Random data stream of 2^11 polynomial sequences.
PRBS23	Pseudo-Random data stream of 2^23 polynomial sequences.
PRBS31	Pseudo-Random data stream of 2^31 polynomial sequences.

Table 2-3. Diagnostic Pattern

2.16.4 Cumulative Error Count

Lists the number of cumulative errors after running your PRBS test. To reset the error count to zero, select the lane(s) and click **Reset**. By default, Cumulative Error Count = 0, the Data Rate text box is blank, and Bit Error Rate = NA.

 Debug SERDES 2 × SERDES Block: SERDESIF_0 * SERDES Lanes: 📝 Lane 0 📝 Lane 1 📝 Lane 2 📝 Lane 3 Reset Selected Lanes Debug SERDES Lane 0 Status: Near End Serial Loopback (On-Die) * PR8S7 * RxPLL TXPLL Configuration 4 Tests * PR8511 * RxPLL Serial Data (Off-Die) Lane 1 Status: TXPLL O Lock to data PRBS Test Loopback Test * PRES23 * RXPLL Lane 2 Status: Serial Data (Off-Die) TXPLL O Lock to data Lane 3 Status: Near End Serial Loopback (On-Die) * PRBS31 * RxPLL TXPLL . Lock to data Lane Number Cumulative Error Count Data Rate Bit Error Rate Reset Error Count 1 Gbps 2.00e-10 8 0 Lane 0 2 Gbps 1.00e-10 63 Lane 1 0 Lane 2 0 3 Gbps 6.67e-11 83 0 4 Gbps 5.00e-11 Lane 3 1 Start Stop Close Help

Figure 2-49. Debug SERDES - PRBS Test

Note: If the design uses SERDES PCIe, PRBS7 is the only available option for PRBS tests.

2.16.5 Bit Error Rate

The Bit Error Rate is displayed per lane. If you did not specify a Data Rate, the Bit Error Rate displays the default NA. When the PRBS test is started, the Cumulative Error Count and Bit Error Rate are updated every second.

You can select specific lanes and click **Reset Error Count** to clear the Cumulative Error Count and Bit Error Rate fields of the selected lanes.

In the example below, the Bit Error Rate is displayed for all lanes.

		SERDES Block: SER	DESIP_0 *						
	SERDES Lanes:	Lane 0 V Lane 1 V La	ne 2 V Lane	3 Re	set Selected L	anes			
	2010/06/07			2.00					
ebug SERDES		New York Street		-			10000		1.2
Configuration	Lane 0 Status:	Near End Serial Loopb	ack (On-Die)	*	PR8S7 *	RxPLL	TXPLL	Lock to data	•
 Tests 	Lane 1 Status:	Serial Data (Off-Die)		*	PR8511 *	RXPLL	TXPLL	Lock to data	
PRBS Test							1.1		5.
Loopback Test	Lane 2 Status:	Serial Data (Off-Die)		*	PRBS23 *	RXPLL	TxPLL	Lock to data	•
	Lane 3 Status:	Near End Serial Looph	ack (On-Die)	-	PRBS31 *	RyPU .	TYPL	Lock to data	
		(res an average	and fact read	-					
						_		-	
	Lane Number	Cumulative Error Count	Data Rate		Bit Error Rat	te 🧾	Reset Error Count		
	Lane 0	0	1	Gbps	2.00e-10		23		
	Lane 1	0		Chee	1.00e-10		123		
	Conc 1			acpo			00		
	Lane 2	0	3	Gbps	6.67e-11				
	Lane 3	0	4	Gbps	5.00e-11				
									Start
									Stop
								100	

Figure 2-50. Bit Error Rate Example - All Lanes

In the example below, Lane 1 and Lane 2 are selected and Reset Error Count is clicked.

Figure 2-51. Reset Error Count Example

Configuration	Lane 0 Status:	Near End Serial Loopb	ack (On-Die)	*][PRBS7 -	RxPLL	TXPLL	Lock to data	•
4 Tests	Lane 1 Status:	Serial Data (Off-Die)		-	PRBS11 *	RxPLL	TXPLL	Lock to data	
PRBS Test Loopback Test	Lane 2 Status	Serial Data (Off-Die)		Ţ	PRRS23 ×		TYPU	Lock to data	
Loopouch Ich	CORE 2 Stotus.				PROJECT -	NAT LL	TAP LL	LOCK TO GOOD	
	Lane 3 Status:	Near End Serial Loopb	ack (On-Die)	<u>.</u>	PRBS31 *	RxPLL	TXPLL	Lock to data	•
	Lane Number	Cumulative Error Count	Data Rate		Bit Error Rate	Re	set Error Count		
	Lane 0	0	1 G	bps	1.82e-11			-	
	Lane 1	0	2 G	bps	NA				
	Lane 2	0	3 G	bps	NA				
	Lane 3	0	[4 G	bps	4.55e-12				
									Start
									Stop

2.16.6 Running PRBS Tests in Demo Mode

You can run Multi-Lane PRBS tests in demo mode. The Debug SERDES demo mode is provided to graphically demonstrate the SERDES features. By default, all channels are enabled. As shown in the following figure, the mode displays working channels and channels with connectivity issues to help you see the available options.

abug SERDES Configuration Texts PRBS Tests Loopback Test Lane 0 Status: Near End Serial Loopback (On-Die) PRBST RxPLL® TxPLL® Lane 1 Status: Near End Serial Loopback (On-Die) PRBSTs RxPLL® TxPLL® Lane 3 Status: Near End Serial Loopback (On-Die) PRBSTs Lane 3 Status: Near End Serial Loopback (On-Die) PRBSTs Lane 3 Status: Near End Serial Loopback (On-Die) PRBSTs RxPLL® TxPLL® Lane 3 Status: Near End Serial Loopback (On-Die) PRBSTs RxPLL® TxPLL® Lane 3 Status: NA Status: NA Lane 1 NA Lane 2 NA Lane 3 0 5 Status		SERDES Lanes:	V Lane 0 🔽 Lane 1 🔽 La	ne 2 🔽 Lan	e 3 Ret	et Selected La	nes			
abbug SERDES Configuration Tests PRBS Tests Loopback Test Lane 0 Status: Near End Serial Loopback (On-Die) PRBST RxPLL TxPLL Lane 2 Status: Near End Serial Loopback (On-Die) PRBST3 RxPLL TxPLL Lane 2 Status: Near End Serial Loopback (On-Die) PRBST3 Lane 3 Status: Near End Serial Loopback (On-Die) PRBST3 Lane 3 Status: Near End Serial Loopback (On-Die) PRBST3 RxPLL TxPLL Lane 3 Status: Near End Serial Loopback (On-Die) PRBST3 RxPLL Lane 3 Status: Near End Serial Loopback (On-Die) PRBST3 RxPLL Lane 1 Status: Near End Serial Loopback (On-Die) PRBST3 RxPLL Lane 0 2 Opps 1.67e-10 Lane 1 NA <td< th=""><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></td<>										
Configuration Tests PREST ests Loopback Test Lone 0 Status: Near End Serial Loopback (On-Die) V PREST V RoPLL® TxPLL® Lock to data Lane 1 Status: Near End Serial Loopback (On-Die) V PREST V RoPLL® TxPLL® Lock to data Lane 2 Status: Near End Serial Loopback (On-Die) V PREST V RoPLL® TxPLL® Lock to data Lane 3 Status: Near End Serial Loopback (On-Die) V PREST V RoPLL® TxPLL® Lock to data Lane 3 Status: Near End Serial Loopback (On-Die) V PREST V RoPLL® TxPLL® Lock to data Lane 3 Status: Near End Serial Loopback (On-Die) V PREST V RoPLL® TxPLL® Lock to data Lane 3 Status: Near End Serial Loopback (On-Die) V PREST V RoPLL® TxPLL® Lock to data Lane 3 Status: Near End Serial Loopback (On-Die) V PREST V RoPLL® TxPLL® Lock to data Lane 3 Status: Near End Serial Loopback (On-Die) V PREST V RoPLL® TxPLL® Lock to data Lane 3 Status: Near End Serial Loopback (On-Die) V PREST V RoPLL® TxPLL® Lock to data Lane 3 Status: Near End Serial Loopback (On-Die) V PREST V RoPLL® TxPLL® Lock to data Lane 3 Status: Near End Serial Loopback (On-Die) V PREST V RoPLL® TxPLL® Lock to data Lane 3 Status: Near End Serial Loopback (On-Die) V PREST V RoPLL® TxPLL® Lock to data Lane 1 NA TxPLL Loopback (On-Die) V PREST V RoPLL® TxPLL® Lock to data Lane 1 NA TxPL V RoPL®	Debug SERDES								1002102020	
PRBS Texts Inter End Serial Loopback (On-Die) PRBS23 RxPLL TxPLL Look to data Lane 3 Status: Near End Serial Loopback (On-Die) PRBS31 RxPLL TxPLL Look to data Lane 1 Status: Near End Serial Loopback (On-Die) PRBS31 RxPLL TxPLL Look to data Lane Number Cumulative Error Count Data Rate Bit Error Rate Reset Error Count Lane 1 NA 3 Gbps NA Image: Status Status Lane 2 NA 4 Gbps NA Image: Status Status	─ Configuration B ⁻ Tests	Lane 0 Status:	Near End Serial Loophac	k (On-Die)		PRBS7 Y	RxPLL	TXPLL	Lock to data	-
Lane 3 Status: Near End Serial Loopback (On-Die) T PRES31 TxPLL Lock to data Lane Number Cumulative Error Count Data Rate Bit Error Rate Reset Error Count Lane 0 0 2 Gbps 1.67e-10 Image: Complex Count Lane 1 NA 3 Gbps NA Image: Count Lane 2 NA 4 Gbps NA Image: Count Lane 3 0 5 Gbps 6.67e-11 Start	PRBS Tests Loopback Test	Lane 2 Status:	Near End Serial Loopbac	sk (On-Die)		PRBS23 ¥	RIPLL	TXPLL	Lock to data	
Lane Number Cumulative Error Count Data Rate Bit Error Rate Reset Error Count Lane 0 0 2 Gbps 1.67e-10 Image: Count Lane 1 NA 3 Gbps NA Image: Count Lane 2 NA 4 Gbps NA Image: Count Lane 3 0 5 Gbps 6.67e-11 Image: Count		Lane 3 Status:	Near End Serial Loopbac	ck (On-Die)	2	PR8531 -		TXPLL	Lock to data	•
Lane 0 0 2 Gbps 1.67e-10 Г Lane 1 NA 3 Gbps NA Г Lane 2 NA 4 Gbps NA Г Lane 3 0 5 Gbps 6.67e-11 Г Start		Lane Number	Cumulative Error Count	Data Rate		Bit Error R	ate	Reset Error Count	1	
Lane 1 NA 3 Gbps NA 1 Lane 2 NA 6 Gbps NA 1 Lane 3 0 5 Gbps 6.67e-11 1 Start		Lane 0	0	2	Gbps	1.67e-10		Г	_	
Lane 2 NA I Jane 3 0 5 Gbps 6.67e-11 Start		Lane 1	NA	3	Gbps	NA		Г		
Lane 3 0 5 Gbps 6.57e-11 58art		Lane 2	NA	4	Gbps	NA		Г		
		Lane 3	0	5	Gbps	6.67e-11		Г		Start
Stop										Stop

Notes

• The formula for calculating the BER is as follows:

BER = (#bit errors+1)/#bits sent #bits sent = Elapsed time/bit period

- When you click the **Start** button, the BER is updated every second for the entered data rate and errors are observed. If you do not enter any data rate, the BER is set to the default NA.
- · When you click the Stop button, the BER resets to default.
- · When you click on the Reset button, the BER resets to default.
- If no test is in progress, the BER remains in the default value.
- If the PRBS test is in progress, the BER calculation restarts.

2.17 Debug SERDES – PHY Reset

SERDES PMA registers (for example, TX_AMP_RATIO) modified using a Tcl script from the Configuration tab require a soft reset for the new values to be updated. Lane Reset for individual lanes achieves this functionality. Depending on the SERDES lanes used in the design, the corresponding Lane Reset buttons are enabled.

2.17.1 Lane Reset Behavior for SERDES Protocols Used in the Design

- EPCS: Reset is independent for individual lanes. Reset to Lane X (where X = 0,1,2,3) resets the Xth lane.
- PCIe: Reset to Lane X (where X = 0,1,2,3) resets all lanes present in the PCIe link and PCIe controller.

For more information about soft reset, refer to the SmartFusion2 and IGLOO2 High Speed Serial Interfaces User Guide.

3. SmartDebug Tcl Support

Refer to the SmartFusion2, IGLOO2, RTG4 Tcl Commands Reference Guide for information about the Tcl commands supported by SmartDebug.

4. Frequently Asked Questions

4.1 Embedded Flash Memory (NVM) - Failure when Programming/Verifying

If the Embedded Flash Memory failed verification when executing the PROGRAM_NVM, VERIFY_NVM or PROGRAM_NVM_ACTIVE_ARRAY action, the failing page may be corrupted. To confirm and address this issue:

- 1. In the Inspect Device window click View Flash Memory Content.
- 2. Select the Flash Memory block and client (or page range) to retrieve from the device.
 - 2.1. Click **Read from Device**; the retrieved data appears in the lower part of the window.
 - 2.2. Click View Detailed Status. Note: You can use the check_flash_memory and read_flash_memory Tcl commands to perform diagnostics similar to the commands outlined above.
 - 2.3. To reset the corrupted NVM pages, either re-program the pages with your original data or 'zero-out' the pages by using the Tcl command recover flash memory.

If the Embedded Flash Memory failed verification when executing a VERIFY_NVM or VERIFY_NVM_ACTIVE_ARRAY action, the failure may be due to the change of content in your design. To confirm this, repeat steps above.

Note: NVM corruption is still possible when writing from user design. Check NVM status for confirmation.

4.2 Analog System Not Working as Expected

If the Analog System is not working correctly, it may be due the following:

- System supply issue. To troubleshoot:
 - 1. Physically verify that all the supplies are properly connected to the device and they are at the proper level. Then confirm by running the Device Status.
 - 2. Physically verify that the relevant channels are correctly connected to the device.
- Analog system is not properly configured. You can confirm this by examining the Analog System.

4.3 ADC Not Sampling the Correct Value

If the ADC is sampling all zero values then the wrong analog pin may be connected to the system, or the analog pin is disconnected. If that is not the case and the ADC is not sampling the correct value, it may be due to the following:

- System supply issues: Run the device status to confirm.
- Analog system is not configured at all: To confirm, read out the ACM configuration and verify if the ACM content is all zero.
- Analog system is not configured correctly: To confirm:
 - 1. Read out the ACM configuration and verify that the configuration is as expected.
 - 2. Once analog block configuration has been confirmed, you can use the sample_analog_channel Tcl command for debug sampling of the analog channel with user-supplied sampling parameters.
 - 3. If you have access to your Analog System Builder settings project (<Libero IDE project>/ Smartgen/AnalogBlock), you may use the compare function provided by the tool.

4.4 How do I unlock the device security so that I can debug?

You must provide the PDB file with a **User Pass Key** in order to unlock the device and continue debugging.

If you do not have a PDB with User Pass Key, you can create a PDB file in FlashPro (if you know the **Pass Key** value).

4.5 How do I export a report?

You can export three reports from the SmartDebug GUI: Device Status, Client Detailed Status from the NVM, or the Compare Client Content report from the NVM. Each of those reports can be saved and printed.

For more information about Tcl commands supported by SmartDebug, see SmartDebug Tcl Support.

4.6 How do I generate diagnostic reports for my target device?

A set of diagnostic reports can be generated for your target device depending on which silicon feature you are debugging. A set of Tcl commands are available to export those reports. **Note:** Select *<u>File > Run Script</u>* to execute a Tcl command.

The following is a summary of the Tcl commands based on the silicon features.

For the Overall Device:

- read_device_status
- read_id_code

For FlashROM:

- compare_flashrom_client
- read_flashrom

For Embedded Flash Memory (NVM):

- compare_memory_client
- check_flash_memory
- read_flash_memory

For Analog Block:

- read_analog_block_config
- compare_analog_config
- sample_analog_channel

Note: When using the -file parameter, ensure that you use a different file name for each command so you do not overwrite the report content. If you do not specify the-file option in the Tcl, the output results will be directed to the FlashPro log window.

4.7 How do I monitor a static or pseudo-static signal?

To monitor a static or pseudo-static signal:

- 1. Add the signal to the **Active Probes** tab.
- 2. Select the signal in the Active Probes tab, right-click, and choose Poll....

Libero[®] SoC v2021.1 Frequently Asked Questions

	Live Probes Active Probes	Memory Blo	cks Probe	Insertion		
earch	+ - + + s	ave	Load	Delete	Delete All	
Add	Name	Ту	pe	Read Value	Write Value	
100	Shift_Reg_0/shft_reg[13:0	0	DFF	14'h0001	14h	
<u>^</u>	D_FF_0/q_0:D_FF_0/q:Q		DFF	0	L	•
				Read		
				Delete		
				Poll		
				Create Group		
			-			
		Carro A	shire Drohad' D	Abrita Activ	ve Prohec	
	Add	aarch Add Add Shift_Reg_0/shift_reg[13:0 D_FF_0/g_0db_FF_0/gcQ	aarch Add Name V Shift, Reg_0/shft_reg[13:0] D_FF_0/q_0:D_FF_0/q:Q	aarch Add Name Type Save Load Name Vame Vift.Reg_0/ahft_reg[13:0] DFF D_FF_0/q_0:D_FF_0/q;Q DFF	aarch Add Add Add Add Add Add Add Add Add Ad	Add Image: Save Load Delete Delete All Add Image: Save Image: Save Image: Delete All Image: Save Delete Image: Save Image: Delete All Add Image: Save Image: Save Image: Delete All Image: Save Image: Delete All Add Image: Save Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Image: Delete All Ima

3. In the Pseudo-static Signal Polling dialog box, choose a value in Polling Setup and click **Start Polling**.

Pseudo-static signal politi	B
Signal : D_FF_0/q_0:D_FF_0	2
Polling Setup	
Poll for 0	Poll for 1
Note: The selected signal is For more information Time Elapsed in seconds: 0 Help	d once per second. It should be used for pseudo-static signals that do not change frequently ut pseudo-static signal polling, click the Help button. Start Polling Stop Polling Close

4.8 How do I force a signal to a new value?

To force a signal to a new value:

- 1. In the SmartDebug window, click **Debug FPGA Array**.
- 2. Click the Active Probes tab.
- 3. Select the signal from the selection panel and add it to Active Probes tab.
Libero[®] SoC v2021.1 Frequently Asked Questions

		FPGA Array debug da	Ca			
erarchical View Netlist View		Live Probes Ac	tive Probes M	emory Blocks Probe	e Insertion	
ter:	Search	+ - +	Save.	Load	Delete	Delete All
t(s):	Add	Name		Туре	Read Value	Write Value
ame	Type 🔺					
B_DOUT_1_c[6:0]	RAM64x18					
B DOUT 2 c17:01	RAM64x18 RAM64x18					
DFN1_0_Q:DFN1_0:Q Add	DFF					
DFN1_1_2:DFN1_1:Q	DFF					
URAM_0Vsd_URAM_0_URAM_R0C0/B_ADDR_net	t[9:0] RAM64x18					
count_6_0_q[5:0]	DFF					
<pre>> count_8_2_0_q[7:0] > count_7_0_q[6:0]</pre>	DFF					
count_7_2_0_q[8:0]	DFF					
	•	Read	Active Probes	Save Active Probes' I	Data Write Ac	tive Probes

- 4. Click Read Active Probe to read the value.
- 5. In the Write Value column, enter the value to write to the signal and then click **Write Active Probes**.

e/Active Probes Selection		₽×	FPGA Array debug data				
Hierarchical View Netlist View		_	Live Probes Active Probes Memory	Blocks Probe I	nsertion		
Filter:	Search		+ - + + Save	Load	Delete	Delete All	
No+(~).	Add		Name	Туре	Read Value	Write Value	
Hestoy.				DFF	1	0	
Name	Type ^			RAM64x18	6'h0E	6'h9	
<pre>> □UAUI_c[2:0] DFN1_0_2(:EPN1_0:Q DFN1_0_2(:EPN1_1:Q > URAM_0)/sd_URAM_0_URAM_ROCO/A_ADDR_net[9:0] > URAM_0)/sd_URAM_0_URAM_ROCO/B_ADDR_net[9:0] > URAM_0)/sd_URAM_0_URAM_ROCO/B_ADDR_net[9:0] > count_6_2_0_q[7:0] > count_7_0_q[6:0]</pre>	RAM0-4X18 DFF RAM64x18 RAM64x18 DFF DFF DFF DFF						
	+		Read Active Probes Sav	e Active Probes' Da	ta Write Ac	tive Probes	

4.9 How do I count the transitions on a signal?

If FHB IP is auto-instantiated in the design, you can use the Event Counter in the **Live Probes** tab to count the transitions on a signal.

To count the transitions on a signal:

- 1. Assign the desired signal to Live Probe Channel A.
- 2. Click the **Event Counter** tab and check the Activate Event Counter checkbox.

Libero[®] SoC v2021.1 Frequently Asked Questions

≥/Active Probes Selection & ×	FPGA Array debug data	
Hierarchical View Netlist View	Live Probes Active Probes Memory Blocks Probe Insertion	
Filter: Search	Delete	Delete All
Instance(s): Add	Name	Туре
Primitives	A_DOUT_0_c[8]:URAM_3\/sd_URAM_3_URAM_R0C4/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
▷ 🖀 URAM_0\ ▷ 🖀 URAM_1\	A_DOUT_0_c[7]:URAM_3\sd_URAM_3_URAM_R0C3/INST_RAM64x18_IP:A_DOUT[1]	RAM64x18
B URAM_2\ B URAM_3\	A_DOUT_0_c[6]:URAM_3\/sd_URAM_3_URAM_R0C3/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
▷ 🖀 count 6 0\ 👻	A_DOUT_0_c[5]:URAM_3\/sd_URAM_3_URAM_R0C2/INST_RAM64x18_IP:A_DOUT[1]	RAM64x18
Event Counter/Frequency Monitor	A_DOUT_0_c[4];URAM_3\/sd_URAM_3_URAM_R0C2/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
	A_DOUT_0_c[3]:URAM_3\/sd_URAM_3_URAM_ROC1/INST_RAM64x18_IP:A_DOUT[1]	RAM64x18
Activate Event Counter Reset	A_DOUT_0_c[2]:URAM_3\/sd_URAM_3_URAM_ROC1/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
Edge Selected: Rising	A_DOUT_0_c[1]:URAM_3\/sd_URAM_3_URAM_R0C0/INST_RAM64x18_IP:A_DOUT[1]	RAM64x18
Total Events: 598355545	A_DOUT_0_c[0]:URAM_3\/sd_URAM_3_URAM_R0C0/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
Signal : A_DOUT_0_c(8):URAM_3\/sd_URAM_3_URAM	Assign to Channel A -> A_DOUT_0_c(8):URAM_3\/sd_URAM_3_URAM_R0C4/INS Assign to Channel B -> Unassign Channels	► T_RAM64x18_IP

4.10 How do I monitor or measure a clock?

You can monitor a clock signal from the **Live Probe** tab when the design is synthesized and compiled with FHB Auto Instantiation turned on in Project Settings dialog box.

In the Live Probe tab, SmartDebug allows you to:

1. Measure all the FABCCC GL clocks by clicking the **User Clock Frequencies** tab, as shown in the following figure.

e/Active Probes Sele	ction	5 × FPGA Array debug data	
Hierarchical View	Netlist View	Live Probes Active Probes Memory Blocks Probe Insertion	
Filter:	Sea	rch Delete Delete	Delete All
Instance(s):	Ad	ld Name	Туре
Primitives		A_DOUT_0_c[8]:URAM_3\/sd_URAM_3_URAM_R0C4/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
URAM_0\		A_DOUT_0_c[7]:URAM_3\/sd_URAM_3_URAM_R0C3/INST_RAM64x18_IP:A_DOUT[1]	RAM64x18
URAM_2\		A_DOUT_0_c[6]:URAM_3\/sd_URAM_3_URAM_R0C3/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
▷ ■ count 6 (0	A_DOUT_0_c[5]:URAM_3\/sd_URAM_3_URAM_R0C2/INST_RAM64x18_IP:A_DOUT[1]	RAM64x18
Event Counter	/Frequency Monitor	A_DOUT_0_c[4]:URAM_3\/sd_URAM_3_URAM_R0C2/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
[A_DOUT_0_c[3]:URAM_3\/sd_URAM_3_URAM_R0C1/INST_RAM64x18_IP:A_DOUT[1]	RAM64x18
User Cloc	ks Frequency (MHz)	A_DOUT_0_c[2]:URAM_3\/sd_URAM_3_URAM_R0C1/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
1 FCCC_0_GL0	~24.5	A_DOUT_0_c[1]:URAM_3Vsd_URAM_3_URAM_R0C0/INST_RAM64x18_IP:A_DOUT[1]	RAM64x18
2 FCCC_0_GL1	~48.7	A DOUT 0 cf01:URAM 3Vsd URAM 3 URAM R0C0/INST RAM64x18 IP:A DOUT[0]	RAM64x18
3 FCCC_0_GL2	~97.4		
4 FCCC_0_GL3	~194.6		
		<	+
		Assign to Channel A -> A_DOUT_0_c[8]:URAM_3\/sd_URAM_3_URAM_R0C4/INS	T_RAM64x18_IF
		Assign to Channel B ->	
Event Counter	Frequency Monitor	Unassign Channels	

- 2. Monitor frequencies of any probe points by:
 - 2.1. Assigning the desired signal to Live Probe Channel A.
 - 2.2. Selecting the **Frequency Monitor** tab as shown in the following figure and checking the Activate Frequency Meter checkbox.

Libero[®] SoC v2021.1 Frequently Asked Questions

e/Active Probes Sele	ection	ē ×	FPGA Array debu	ug data				
Hierarchical View	Netlist View		Live Probes	Active Probes	Memory Blocks	Probe Inser	tion	
Filter:		Search					Delete	Delete All
Instance(s):		Add			Name			Туре
Primitives		•	A_DOUT_0_c	[8]:URAM_3\/sd_1	URAM_3_URAM_RC	C4/INST_RAM6	4x18_IP:A_DOUT[0]	RAM64x18
URAM_0\		E	A_DOUT_0_c	[7]:URAM_3\/sd_	URAM_3_URAM_RO	C3/INST_RAM6	4x18_IP:A_DOUT[1]	RAM64x18
URAM_2\			A_DOUT_0_c	[6]:URAM_3\/sd_I	URAM_3_URAM_RO	C3/INST_RAM6	4x18_IP:A_DOUT[0]	RAM64x18
Count 6	0\	•	A_DOUT_0_c	[5]:URAM_3\/sd_	URAM_3_URAM_RO	C2/INST_RAM6	4x18_IP:A_DOUT[1]	RAM64x18
Event Counter	/Frequency Monitor		A_DOUT_0_c	[4]:URAM_3\/sd_	URAM_3_URAM_RO	C2/INST_RAM6	4x18_IP:A_DOUT[0]	RAM64x18
			A_DOUT_0_c	[3]:URAM_3\/sd_I	URAM_3_URAM_RO	C1/INST_RAM6	4x18_IP:A_DOUT[1]	RAM64x18
Activate Freq	uency Meter	RESET	A_DOUT_0_c	[2]:URAM_3\/sd_	URAM_3_URAM_RO	C1/INST_RAM6	4x18_IP:A_DOUT[0]	RAM64x18
Monitor time (s):	5 💌		A_DOUT_0_c	[1]:URAM_3\/sd_	URAM_3_URAM_RO	CO/INST_RAM6	4x18_IP:A_DOUT[1]	RAM64x18
Frequency (MHz) Signal : A DOLIT	0 c[8]:URAM 31/sd URAM 3 URAM	ROC4/INST RAI	A_DOUT_0_c	[0]:URAM_3\/sd_	URAM_3_URAM_RO	CO/INST_RAM6	4x18_IP:A_DOUT[0]	RAM64x18
			< Assign to Ch Assign to Ch Unassign Cl	nannel A -> nannel B ->	A_DOUT_0_c[8]:UF	 RAM_3\/sd_URA	M_3_URAM_ROC4/INS	► IT_RAM64x18_IP
Event Counter	Frequency Monitor User Clock F	Frequencies						

4.11 How do I perform simple PRBS and loopback tests?

You can perform PRBS and loopback tests using the Debug SERDES option in SmartDebug.

To perform a PRBS test, in the Debug SERDES dialog box, select **PRBS Test** to run a PRBS test on-die or off- die For more information, see Debug SERDES – PRBS Test.

To perform a PRBS test, in the Debug SERDES dialog box, select PRBS Test to run a PRBS test on-die or off- die. For more information, see Debug SERDES – PRBS Test.

To perform a loopback test, in the Debug SERDES dialog box, select **Loopback Test** to run a near end serial loopback /far end PMA Rx to Tx loopback test. For more information, see 2.15 Debug SERDES – Loopback Test.

4.12 How do I read LSRAM or USRAM content?

To read RAM content:

- 1. In the Debug FPGA Array dialog box, click the Memory Blocks tab.
- 2. Select the memory block to be read from the selection panel on the left of the window.

nory Blocks Selection	e ×	- FPGA Array debug data
Filter:	Search	Live Probes Active Probes Memory Blocks Probe Insertion
Memory Blocks:	Select	User Design Memory Block:
Instance Tree		Port Used:
		Read Block Save Block Data Write Block

An "L" in the icon next to the block name indicates that it is a logical block, and a "P" in the icon indicates that it is a physical block. A logical block displays three fields in the Memory Blocks tab: User Design Memory Blocks, Data Width, and Port Used. A physical block displays two fields in the Memory Blocks tab: User Design Memory Block and Data Width.

- 3. Add the block in one of the following ways:
 - 3.1. Click Select.
 - 3.2. Right-click and choose **Add**.
 - 3.3. Drag the block to the **Memory Blocks** tab.
- 4. Click **Read Block** to read the content of the block.

Memory Blocks Selection	6 ×	FPGA Arr	ay debu	g data														
Filter:	Search	Live Pr	obes	Active	Probes	Me	mory Bla	odis	Probe	Insertio	n							
Memory Blocks:	Select	User D Data W	esign Me iidth:	mory Bl	odk:	Fabric_ 18-bit	Logic_0,	/U3/F_0	_F0_U	i								
Instance Tree	^	Port Us	ed:			Port A		*										
 Fabric_Logic_0 E U3 	-		0	1	2					7	0	0		0	6	0	,	
4 🎩 F_0_F0_U1			0	1	2	5	4	2	0	/	8	9	A	В	C	U	Ł	F
4 28 ramtmp_ramtm	np_0_0	0000	00A83	08809	09008	14500	00010	00381	12028	00040	12080	04000	20214	02000	11080	20040	1C220	0A020
INST DAM64v18 ID																		
4 SE F 10 F1 U2		0010	02700	04451	04001	08000	05000	32500	00120	00000	00080	00420	04019	1C800	00052	00106	00C22	10058
4 🕸 ramtmp_ramtm	0_0_q	0020	10400	00010	10000	14044	10040	0810E	30475	00000	10014	00004	04001	10000	00100	00042	20100	08002
4 3 Primitives		0020	10 100	00010	10000	1.011	100.40	00102	33123	007770	10014	00001	0.001	10000	00100	00012	20100	00002
INST_ # SF_11_F1_U2	RAM64x18_IP	0030	0001B	00000	20808	0008A	00 1E0	28100	02883	00770	10020	04000	00000	00200	20004	22400	04006	0A090
4 38 ramtmp_ramtm	np_0_0																	
 IP Primitives 			_															
A 1 E 12 E1 112	KAM64X18_IP						Read B	lock	Save	Block D	ata	Wri	te Block					
4 1 ramtmp_ramtm	np_0_0 +					_												

4.13 How do I change the content of LSRAM or USRAM?

To change the content of LSRAM or USRAM:

- 1. In the SmartDebug window, click **Debug FPGA Array**.
- 2. Click the **Memory Blocks** tab.
- 3. Select the memory block from the selection panel on the left of the window.

nory Blocks Selection	e ×	FPGA Array debug data
Filter:	Search	Live Probes Active Probes Memory Blocks Probe Insertion
Memory Blocks:	Select	User Design Memory Block: Data Width:
Instance Tree		Port Used:
		Read Block Save Block Data Write Block

An "L" in the icon next to the block name indicates that it is a logical block, and a "P" in the icon indicates that it is a physical block. A logical block displays three fields in the Memory Blocks tab: User Design Memory Blocks, Data Width, and Port Used. A physical block displays two fields in the Memory Blocks tab: User Design Memory Block and Data Width.

- 4. Add the memory block in one of the following ways:
 - 4.1. Click Select.
 - 4.2. Right-click and choose **Add**.
 - 4.3. Drag the block to the **Memory Blocks** tab.
- 5. Click Read Block. The memory content matrix is displayed.
- 6. Select the memory cell value that you want to change and update the value.
- 7. Click Write Block to write to the device.

emory Blocks Selection	8×	FPGA Ar	ray debu	g data														
Filter: Searc	h	Live P	robes	Active	Probes	Mer	nory Blo	cks	Probe I	nsertion								
Memory Blocks: Selec	t	User (Data)	Design Me Width:	mory Bl	ock:	Fabric_L 18-bit	.ogic_0/	U3/F_12	2_F1_U2	2								
Instance Tree	*	Port	sed:			Port A		-										
▲ Sabric_Logic_0																		
▶ 💶 U2		3	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
				-	-			-				-					-	
▶ 3 F 10 F1 U2		0000	00083	3FFFF	00102	00088	01200	00824	00004	00304	00200	00E00	0006A	20001	00060	00050	00300	00000
F_11_F1_U2		0010	00000	20410	20002	02101	00080	09016	02000	00200	00040	00002	08000	10020	05004	00018	20008	08300
F_12_F1_U2		0010	00000	20410	20002	02101	00000	00010	02000	00200	OUDAU	00002	00000	10020	03004	00010	20000	00500
ramtmp_ramtmp_0_0		0020	00200	00000	00000	00084	00080	02408	00001	02080	20000	00000	20000	00005	02000	02012	00C01	00454
 Primitives INST PAM64v18 TI 																		
F 13 F1 U2	20 C	0030	02400	10001	00001	04000	00400	00002	01201	00004	00020	01C00	02040	10008	07242	18102	24041	02044
F_14_F1_U2																		
F_15_F1_U2						2.5												
F_16_F1_U2							Read B	ock	Save	Block Da	ta	Writ	e Block					
F = 18 = 1 12							10000		Core	bio bio bio								
E 19 E1 U2	-																	

4.14 How do I read the health check of the SERDES?

You can read the SERDES health check using the following Debug SERDES options:

1. Review the **Configuration Report**, which returns PMA Ready, TxPLL status, and RxPLL status. For SERDES to function correctly, PMA ready should be true, and TxPLL and RxPLL status should be locked. The

Configuration Report can be found in the Debug SERDES dialog box under Configuration. See Debug
SERDES (SmartFusion2, IGLOO2, and RTG4).

	SERDES Block: SERDESIF_0 SERDES Lanes: • Lane 0 Lane 1 Lane 2 Lane 3 SERDES Lanes: Lane 0 Reset; Lane 1 Reset; Lane 2 Reset; Lane 3 Reset;	
Debug SERDES	Configuration Report:	
Configuration * Test PRBS Test Loopback Test	Serdes Block SERDESSF_0: Lare 0: PMA Ready: True TrAL status: Locked Lare 1: Lare mode: BPCS (custom) PMA Ready: True TrAL status: Locked RoAV: status: Locked Lares: PMA Ready: True TrAL status: Locked RAVEL status: Locked Lare 3: Lare mode: BPCS (custom) PMA Ready: True TrAL status: Locked Lare 3: Lare mode: BPCS (custom) PMA Ready: True TrAL status: Locked RaVEL status: Locked RAVEL status: Locked RAVEL status: Locked RAVEL status: Locked	Refresh Report
	SERDES Register Read or Write: Script:	See Execute

2. Run the **PRBS Test**, which is a Near End Serial Loopback tests on selected lanes. This should result in 0 errors in the Cumulative Error Count column. See Debug SERDES – PRBS Test.

4.15 Where can I find files to compare my contents/settings?

FlashROM

You can compare the FlashROM content in the device with the data in the PDB file. You can find the PDB in the <Libero IDE project>/Designer/Impl directory.

Embedded Flash Memory (NVM)

You can compare the Embedded Flash Memory content in the device with the data in the PDB file. You can find the PDB in the <Libero IDE project>/Designer/Impl directory.

4.16 What is a UFC file? What is an EFC file?

UFC is the User FlashROM Configuration file, generated by the FlashROM configurator; it contains the partition information set by the user. It also contains the user-selected data for region types with static data.

However, for AUTO_INC and READ_FROM_FILE, regions the UFC file contains only:

- Start value, end value, and step size for AUTO_INC regions
- File directory for READ_FROM_FILE regions

EFC is the Embedded Flash Configuration file, generated by the Flash Memory Builder in the Project Manager Catalog; it contains the partition information and data set by the user.

Both UFC and EFC information is embedded in the PDB when you generate the PDB file.

4.17 Is my FPGA fabric enabled?

When your FPGA fabric is programmed, you will see the following statement under Device State in the Device Status report:

FPGA Array Status: Programmed and Enabled

If the FPGA fabric is not programmed, the Device State shows:

FPGA Array Status: Not Enabled

4.18 Is my Embedded Flash Memory (NVM) programmed?

To know if your NVM is programmed, read out and view the NVM content or perform verification with the PDB file.

To examine the NVM content, see the FlashROM Memory Content dialog box.

4.19 How do I display Embedded Flash Memory (NVM) content in the Client partition?

You must load your PDB into your FlashPro project in order to view the Embedded Flash Memory content in the Client partition. To view NVM content in the client partition:

- 1. Load your PDB into your FlashPro project.
- 2. Click **Inspect Device**.
- 3. Click View Flash Memory Content.
- 4. Choose a block from the drop-down menu.
- 5. Select a client.
- 6. Click **Read from Device**. The Embedded Flash Memory content from the device appears in the Flash Memory dialog box.

4.20 How do I know if I have Embedded Flash Memory (NVM) corruption?

When Embedded Flash Memory is corrupted, checking Embedded Flash Memory may return with any or all of the following page status:

- ECC1/ECC2 failure
- Page write count exceeds the 10-year retention threshold
- · Page write count is invalid
- Page protection is set illegally (set when it should not be)

See the How do I interpret data in the Flash Memory (NVM) Status Report? topic for details.

If your Embedded Flash Memory is corrupted, you can recover by reprogramming with original design data. Alternatively, you can 'zero-out' the pages by using the Tcl command recover_flash_memory.

4.21 Why does Embedded Flash Memory (NVM) corruption happen?

Embedded Flash Memory corruption occurs when Embedded Flash Memory programming is interrupted due to:

- Supply brownout; monitor power supplies for brownout conditions. For SmartFusion monitor the VCC_ENVM/ VCC_ROSC voltage levels; for Fusion, monitor VCC_NVM/VCC_OSC.
- Reset signal is not properly tied off in your design. Check the Embedded Memory reset signal.

4.22 How do I recover from Embedded Flash Memory corruption?

Reprogram with original design data or 'zero-out' the pages by using the Tcl command recover_flash_memory.

4.23 What is a JTAG IR-Capture value?

JTAG IR-Capture value contains private and public device status values. The public status value in the value read is ISC_DONE, which indicates if the FPGA Array is programmed and enabled.

The ISC_DONE signal is implemented as part of IEEE 1532 specification.

4.24 What does the ECC1/ECC2 error mean?

ECC is the Error Correction Code embedded in each Flash Memory page. ECC1 – One bit error and correctable. ECC2 – Two or more errors found, and not correctable.

4.25 What happens if invalid firmware is loaded into eNVM in SmartFusion2 devices?

When invalid firmware is loaded into eNVM in SmartFusion2 devices, Cortex-M3 will not be able to boot and issues reset to MSS continuously. eNVM content using View Flash Memory content will read zeroes in SmartDebug.

To verify that your FlashROM is programmed, read out and view the FlashROM content or perform verification with the PDB file by selecting the **VERIFY** or **VERIFY_FROM** action in FlashPro.

4.26 Can I compare serialization data?

To compare the serialization data, you can read out the FlashROM content and visually check data in the serialization region. Note that a serialization region can be an AUTO_INC or READ_FROM_FILE region.

For serialization data in the AUTO_INC region, check to make sure that the data is within the specified range for that region.

For READ_FROM_FILE region, you can search for a match in the source data file.

4.27 Can I tell what security options are programmed in my device?

To determine the programmed security settings, run the Device Status option from the Inspect Device dialog and examine the Security Section in the report.

This section lists the security status of the FlashROM, FPGA Array, and Flash Memory blocks.

4.28 How do I interpret data in the Device Status report?

The Device Status Report generated from the FlashPro SmartDebug Feature contains the following sections:

- IDCode
- User Information
- Device State
- Factory Data
- · Security Settings

4.29 How do I interpret data in the Flash Memory (NVM) Status Report?

The Embedded Flash Memory (NVM) Status Report generated from the FlashPro SmartDebug feature consists of the page status of each NVM page. For example:

```
Flash Memory Content [ Page 34 to 34 ]
FlashMemory Page #34:
```

Status Register(HEX): 00090000 Status ECC2 check: Pass

4.29.1 Data ECC2 Check: Pass

Write Count: Pass (2304 writes) Total number of pages with status ECC2 errors: 0 Total number of pages with data ECC2 errors: 0 Total number of pages with write count out of range: 0 FlashMemory Check PASSED for [Page 34 to 34] The 'check_flash_memory' command succeeded. The Execute Script command succeeded.

Table 4-1. Embedded Flash Memory Status Report Description

Flash Memory Status Info	Description
Status Register (HEX)	Raw page status register captured from device.
Status ECC2 Check	Check for ECC2 issue in the page status.
Data ECC2 Check	Check for ECC2 issue in the page data.
Write Count	Check if the page-write count is within the expected range. The expected write count is greater than or equal to:
	6,384 - SmartFusion devices
	2,288 - Fusion devices
	Note: Write count, if corrupted, cannot be reset to a valid value within the customer flow;invalid write count will not prevent device from being programmed with the FlashPro tool.
	The write count on all good eNVM pages is set to be 2288 instead of 0 in the manufacturing flow. The starting count of the eNVM is 2288. Each time the page is programmed or erased the count increments by one. There is a Threshold that is set to 12288, which equals to 3 * 4096.
	Since the threshold can only be set in multiples of 4096 (2^12), to set a 10,000 limit, the Threshold is set to 12288 and the start count is set to 2288; and thus the eNVM has a 10k write cycle limit. After the write count exceeds the threshold, the STATUS bit goes to 11 when attempting to erase/program the page.

5. Device Status Report

5.1 IDCode

The IDCode section shows the raw IDCode read from the device. For example, in the Device Status report for an AFS600 device, you will find the following statement:

IDCode (HEX): 233261cf

The IDCode is compliant to IEEE 1149.1. The following table lists the IDCode bit assignments:

Table 5-1. IDCode Bit Assignments

Bit Field (little endian)	Example Bit Value for AFS600 (HEX)	Description
Bit [31-28] (4 bits)	2	Silicon Revision.
Bit [27-12] (16 bits)	3326	Device ID.
Bit [11-0] (12 bits)	1cf	IEEE 1149.1 Manufacturer ID for Microchip.

5.2 User Info

The User Information section reports the information read from the User ROW (UROW) of IGLOO, ProASIC3, SmartFusion and Fusion devices. The User Row includes user design information as well as troubleshooting information, including:

- Design name (10 characters max)
- Design check sum (16-bit CRC)
- · Last programming setup used to program/erase any of the silicon features.
- FPGA Array / Fabric programming cycle count

For example:

```
User Information:
UROW data (HEX): 603a04e0a1c2860e59384af926fe389f Programming Method: STAPL
Programmer: FlashPro3
Programmer Software: FlashPro vX.X Design Name: ABCBASICTO
Design Check Sum: 603A Algorithm Version: 19
Array Prog. Cycle Count: 19
```

Table 5-2. Device Status Report User Info Description

Category	Field	Description
User Row Data	(Example) UROW data (HEX): 603a04e0a1c2860e59384af926fe389f	Raw data from User Row (UROW)
Programming Troubleshooting Info	(Example) Programming Method: STAPL Programmer: FlashPro3 Programmer Software: FlashPro v8.6 Algorithm Version: 19	Known programming setup used. This includes: Programming method/file, programmer and software. It also includes programming Algorithm version used.

continued			
Category	Field	Description	
Design Info	(Example) Design Name: ABCASICTO Design Check Sum: 603A	Design name (limited to 10 characters) and check sum. Design check sum is a 16-bit CRC calculated from the fabric (FPGA Array) datastream generated for programming. If encrypted datastream is generated selected, the encrypted datastream is used for calculating the check sum.	

5.3 Device State

The device state section contains:

- · IR-Capture register value, and
- The FPGA status

The IR-Capture is the value captured by the IEEE1149.1 instruction register when going through the IR-Capture state of the IEEE 1149.1 state machine. It contains information reflecting some of the states of the devices that is useful for troubleshooting.

One of the bits in the value captured is the ISC_DONE value, specified by IEEE 1532 standard. When the value is '1' it means that the FPGA array/fabric is programmed and enabled. This is available for IGLOO, ProASIC3, SmartFusion, and Fusion devices.

For example:

```
Device State:
IRCapture Register (HEX): 55
FPGA Array Status: Programmed and enabled
```

For a blank device:

Device State: IRCapture Register (HEX): 51 FPGA Array Status: Not enabled

5.4 Factory Data

The Factory Data section lists the Factory Serial Number (FSN).

Each of the IGLOO, ProASIC3, SmartFusion, and Fusion devices has a unique 48-bit FSN.

5.5 Security

The security section shows the security options for the FPGA Array, FlashROM, and Flash Memory (NVM) block that you programmed into the device.

For example, using a Fusion AFS600 device:

```
Security:
Security Register (HEX): 000000088c01b FlashROM
Write/Erase protection: Off Read protection: Off Encrypted programming: Off FPGA Array
Write/Erase protection: Off Verify protection: Off Encrypted programming: Off FlashMemory
Block 0
Write protection: On Read protection: On
Encrypted programming: Off FlashMemory Block 1
Write protection: On Read protection: On
Encrypted programming: Off
```

Security Status Info	Description
Security Register (HEX)	Raw data captured from the device's security status register.
Write/Erase Protection	Write protection is applicable to FlashROM, FPGA Array (Fabric)and Flash Memory (NVM) blocks. When On, the Silicon feature is write/erase protected by user passkey.
Read Protection	Read protection is applicable to FlashROM and Flash Memory (NVM) blocks. When On, the Silicon feature is read protected by user passkey.
Verify Protection	Verify Protection is only applicable to FPGA Array (Fabric) only. When On, the FPGA Array require user passkey for verification. Reading back from the FPGA Array (Fabric) is not supported. Verification is accomplished by sending in the expected data for verification.
Encrypted Programming	Encrypted Programming is supported for FlashROM, FPGA Array (Fabric) and Flash Memory (NVM) blocks. When On, the silicon feature is enable for encrypted programmed. This allows field design update with encrypted datastream so the user design is protected.

Table 5-3. Device Status Report - Security Description

5.5.1 Encrypted Programming

To allow encrypted programming of the features, the target feature cannot be Write/Erase protected by user passkey.

The security settings of each silicon feature when they are enabled for encrypted programming are listed below.

5.5.2 FPGA Array (Fabric)

```
Write/Erase protection: Off
Verify protection: Off
Encrypted programming: On
```

Set automatically by Designer or FlashPro when you select to enable encrypted programming of the FPGA Array (Fabric). This setting allows the FPGA Array (Fabric) to be programmed and verified with an encrypted datastream.

FlashROM

```
Write/Erase protection: Off
Read protection: On
Encrypted programming: On
```

Set automatically by Designer or FlashPro when you select to enable encrypted programming of the FlashROM. This setting allows the FlashROM to be programmed and verified with an encrypted datastream.

FlashROM always allows verification. If encrypted programming is set, verification has to be performed with encrypted datastream.

Designer and FlashPro automatically set the FlashROM to be read protected by user passkey when encrypted programming is enabled. This protects the content from being read out of the JTAG port after encrypted programming.

Flash Memory (NVM) Block

```
Write/Erase protection: Off
Read protection: On
Encrypted programming: On
```

The above setting is set automatically set by Designer or FlashPro when you select to enable encrypted programming of the Flash Memory (NVM) block. This setting allows the Flash Memory (NVM) block to be programmed with an encrypted datastream.

The Flash Memory (NVM) block does not support verification with encrypted datastream.

Libero[®] SoC v2021.1 Device Status Report

Designer and FlashPro automatically set the Flash Memory (NVM) block to be read protected by user passkey when encrypted programming is enabled. This protects the content from being read out of the JTAG port after encrypted programming.

6. Revision History

Revision	Date	Description
В	04/2021	Released with Libero SoC Design Suite v2021.1 without changes from v12.6.
A	11/2020	 Added enhancements for the Two-Port LSRAM configured in the ECC mode. Added ECC error memory Scan.

7. Microchip FPGA Technical Support

Microchip FPGA Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. This section provides information about contacting Microchip FPGA Products Group and using these support services.

7.1 Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call 800.262.1060
- From the rest of the world, call 650.318.4460
- Fax, from anywhere in the world, **650.318.8044**

7.2 Customer Technical Support

Microchip FPGA Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microchip FPGA Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

You can communicate your technical questions through our Web portal and receive answers back by email, fax, or phone. Also, if you have design problems, you can upload your design files to receive assistance. We constantly monitor the cases created from the web portal throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

Technical support can be reached at soc.microsemi.com/Portal/Default.aspx.

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), log in at soc.microsemi.com/Portal/Default.aspx, go to the **My Cases** tab, and select **Yes** in the ITAR drop-down list when creating a new case. For a complete list of ITAR-regulated Microchip FPGAs, visit the ITAR web page.

You can track technical cases online by going to My Cases.

7.3 Website

You can browse a variety of technical and non-technical information on the Microchip FPGA Products Group home page, at www.microsemi.com/soc.

7.4 Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support at (https://soc.microsemi.com/Portal/Default.aspx) or contact a local sales office.

Visit About Us for sales office listings and corporate contacts.

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- · Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- · Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code
 protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly
 evolving. We at Microchip are committed to continuously improving the code protection features of our products.
 Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act.
 If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue
 for relief under that Act.

Legal Notice

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-7810-2

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
Tel: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chenɑdu	India - Pune	Tel: 45-4485-5910
Technical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
www.microchip.com/support	China - Chongging	Japan - Osaka	Finland - Espoo
Web Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
www.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
Atlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Duluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
Tel: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
Fax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
Austin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Tel: 512-257-3370	China - Hong Kong SAR	Malavsia - Kuala Lumpur	Tel: 49-2129-3766400
Boston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Westborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
Tel: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
Fax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
Itasca. IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
Tel: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
Fax: 630-285-0075	China - Shenvang	Taiwan - Hsin Chu	Germany - Rosenheim
Dallas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
Addison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
Tel: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
Fax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
Detroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
Novi. MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
Tel: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
Houston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
Tel: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
Indianapolis	China - Xiamen		Tel: 31-416-690399
Noblesville. IN	Tel: 86-592-2388138		Fax: 31-416-690340
Tel: 317-773-8323	China - Zhuhai		Norway - Trondheim
Fax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
Tel: 317-536-2380			Poland - Warsaw
Los Angeles			Tel: 48-22-3325737
Mission Viejo, CA			Romania - Bucharest
Tel: 949-462-9523			Tel: 40-21-407-87-50
Fax: 949-462-9608			Spain - Madrid
Tel: 951-273-7800			Tel: 34-91-708-08-90
Raleigh, NC			Fax: 34-91-708-08-91
Tel: 919-844-7510			Sweden - Gothenberg
New York, NY			Tel: 46-31-704-60-40
Tel: 631-435-6000			Sweden - Stockholm
San Jose, CA			Tel: 46-8-5090-4654
Tel: 408-735-9110			UK - Wokingham
Tel: 408-436-4270			Tel: 44-118-921-5800
Canada - Toronto			Fax: 44-118-921-5820
Tel: 905-695-1980			T 4A. 77-110-02 1-0020
Fax: 905-695-2078			
1 a. 000-000-2010			