

Libero SoC® v2021.1

Design Flow User Guide for RTG4[™], SmartFusion[®]2, and IGLOO[®]2

Introduction

The Microchip Libero[®] System-on-Chip (SoC) design suite offers high productivity with its comprehensive, easy to learn, easy to adopt development tools for designing with Microchip's power efficient flash field-programmable gate arrays (FPGAs), SoC FPGAs, and Rad-Tolerant FPGAs. The suite integrates industry-standard Synopsys Synplify Pro[®] synthesis and Mentor Graphics ModelSim[®] simulation with best-in-class constraints management, debug capabilities, and secure production programming support.

Supported Device Families

The following table lists the supported device families.

Device Family	Description
SmartFusion2	Address fundamental requirements for advanced security, high reliability, and low power in critical industrial, military, aviation, communications, and medical applications.
IGLOO2	Low-power mixed-signal programmable solution.
RTG4	Microchip's new RTG4 family of radiation-tolerant FPGAs.

Helpful Links

- Data sheets, tutorials, application notes, and silicon user guides
- Development boards and kits
- Libero SoC v12.0 and later
- Programming Solutions
- XLS-based power calculator estimators for device families
- Libero licensing
- Libero SoC PolarFire[®] product family
- Libero SoC PolarFire technology
- Libero SoC PolarFire documentation
- Libero SoC PolarFire software tools

Table of Contents

Intr	oductic	n	1
1.	Mana	ging Licenses	6
	1.1.	Microsemi License Utility	6
	1.2.	Selecting a Default License from a License List	7
	1.3.	Setting a Default License	9
	1.4.	Viewing License Details	11
	1.5.	Libero SoC Online Help	12
	1.6.	Libero SoC User Guides	12
2.	Libero	9 SoC v2021.1 Overview	14
	2.1.	Libero SoC Design Flow	14
	2.2.	Constraint Flow and Design Sources	16
	2.3.	Supported Families	18
	2.4.	File Types in Libero SoC	18
	2.5.	Software Tools	20
	2.6.	Software IDE Integration	20
3.	Libero	Design Flow SmartFusion2, IGLOO2, and RTG4	22
	3.1.	Starting Libero SoC	22
	3.2.	Design Report	23
	3.3.	Using the Libero SoC New Project Wizard	23
4.	Creat	e and Verify Design	33
	4.1.	System Builder	33
	4.2.	MSS - SmartFusion2 only	33
	4.3.	Create with SmartDesign	35
	4.4.	Create Core from HDL.	
	4.5.	Designing with HDL	
	4.6.	Designing with Block Flow	47
	4.7.	Viewing Configured Components and SmartDesigns in a Project	47
	4.8.	Verify Pre-Synthesized Design - RTL Simulation	49
5.	Libero	SoC Constraint Management	53
	5.1.	Invocation of Constraint Manager from the Design Flow Window	53
	5.2.	Libero SoC Design Flow	
	5.3.	Introduction to Constraint Manager	54
	5.4.	Import a Constraint File	58
	5.5.	Constraint Types	62
	5.6.	Constraint Manager – I/O Attributes Tab	63
	5.7.	IO Advisor (SmartFusion2, IGLOO2, and RTG4)	
	5.8.	Constraint Manager – Timing Tab	
	5.9.	Derived Constraints	74
	5.10.	Constraint Manager – Floor Planner Tab	75
	5.11.	Constraint Manager – Netlist Attributes Tab	76
6.	Imple	ment Design	78

	6.1.	Synthesize	78
	6.2.	Verify Post-Synthesized Design	84
	6.3.	Configure Flash*Freeze	85
	6.4.	Configure Register Lock Bits	85
	6.5.	Constraint Flow in Implementation	
	6.6.	Place and Route - SmartFusion2, IGLOO2, RTG4	
	6.7.	Multiple Pass Layout Configuration (SmartFusion2, IGLOO2, RTG4)	
	6.8.	Resource Usage (SmartFusion2, IGLOO2, RTG4)	
	6.9.	Global Net Report	
	6.10.	Verify Post Layout Implementation	104
7.	Config	gure Hardware	126
	7.1.	Programming Connectivity and Interface	126
	7.2.	Select and Configure Actions and Procedures	127
	7.3.	Programmer Settings	128
	7.4.	Select Programmer	130
8.	Progra	am Design	132
	8.1.	Generate FPGA Array Data	132
	8.2.	Configure Actions and Procedures	137
	8.3.	Configure I/O States During JTAG Programming	140
	8.4.	Configure Programming Options (SmartFusion2 and IGLOO2)	141
	8.5.	Configure Programming Options (RTG4 Only)	143
	8.6.	Configure Security	146
	8.7.	Configure Bitstream	155
	8.8.	Generate Bitstream	156
	8.9.	Run Programming Device Actions - SmartFusion2, IGLOO2, RTG4	156
9.	Debu	g Design	168
	9.1.	Generate SmartDebug FPGA Array Data	168
	9.2.	SmartDebug	168
	9.3.	Identify Debug Design	169
10.	Hando	off Design for Production	170
	10.1.	Export Bitstream	170
	10.2.	Export Bitstream - RTG4	175
	10.3.	Export FlashPro Express Job - SmartFusion2, IGLOO2, RTG4	177
	10.4.	Export Job Manager Data - SmartFusion2, IGLOO2	181
	10.5.	Export Pin Report	181
	10.6.	Export BSDL File	182
	10.7.	Export IBIS Model	182
	10.8.	Export uPROM Report - RTG4	183
11.	Hando	off Design for Firmware Development	184
	11.1.	Software IDE Integration	184
	11.2.	View/Configure Firmware Cores	184
	11.3.	Export Firmware – SmartFusion2	186
12.	Expor	t SmartDebug Data (Libero SoC)	188

13.	Refere	ences	. 191
	13.1.	Catalog	. 191
	13.2.	Changing Output Port Capacitance	.194
	13.3.	Importing Source Files – Copying Files Locally	195
		Create Clock Constraint Dialog Box	
	13.5.	Create Generated Clock Constraint Dialog Box	.196
		Design Hierarchy in the Design Explorer	
		Digest File	
	13.8.	See Also	207
	13.9.	Editable Constraints Grid	207
		extended_run_lib	
		Files Tab and File Types	
	13.12.	Importing Files	.211
	13.13.	Layout Error Message: layoutg4DesignHard	212
		Layout Error Message: layoutg4NoValidPlacement	
		list_clock_groups	
		Project Manager – Catalog – Cores	
		Project Settings Dialog Box	
		Project Settings: Design Flow	
		Project Settings: Simulation - Options and Libraries	
		Global Include Paths	
	13.21.	Global Include Files	.223
	13.22.	remove_clock_groups	.229
		Running Libero SoC from your Software Tool Chain	
		Search in Libero SoC	
	13.25.	Select Generated Clock Reference Dialog Box	232
	13.26.	Select Generated Clock Source Dialog Box	233
	13.27.	Select Source or Destination Pins for Constraint Dialog Box	.234
	13.28.	Select Source Pins for Clock Constraint Dialog Box	.235
	13.29.	Set a Disable Timing Constraint	.236
	13.30.	Set Clock Source Latency Dialog Box	238
	13.31.	Set Constraint to Disable Timing Arcs Dialog Box	240
	13.32.	Set False Path Constraint Dialog Box	.241
	13.33.	Set Maximum Delay Constraint Dialog Box	242
	13.34.	Set Minimum Delay Constraint Dialog Box	244
	13.35.	Set Multicycle Constraint Dialog Box	246
	13.36.	set_clock_groups	248
	13.37.	set_clock_to_output	249
	13.38.	set_clock_uncertainty	.250
	13.39.	set_external_check	251
	13.40.	set_min_delay	.252
	13.41.	Organize Source Files Dialog Box – Synthesis	.253
	13.42.	Specify I/O States During Programming Dialog Box	.253
	13.43.	Specifying a False Path Constraint	255
	13.44.	Specifying a Maximum Delay Constraint	257
	13.45.	Specifying a Minimum Delay Constraint	259
	13.46.	Specifying a Multicycle Constraint	261

	13.47. Specifying Disable Timing Constraint	263
	13.48. Specifying Clock Constraints	264
	13.49. Specifying Generated Clock Constraints	265
	13.50. Specifying I/O States During Programming - I/O States and BSR Details	267
	13.51. Stimulus Hierarchy	269
	13.52. Timing Exceptions Overview	270
	13.53. Admin Profile Tool	271
	13.54. Tool Profiles Dialog Box	271
	13.55. User Preferences Dialog Box – Design Flow Preferences	272
	13.56. Synopsys Design Constraints (SDC)	273
14	Revision History	297
17.		201
15.	Microchip FPGA Technical Support	298
	15.1. Customer Service	298
	15.2. Customer Technical Support	298
	15.3. Website	298
	15.4. Outside the U.S	298
The	Microchip Website	299
Pro	duct Change Notification Service	299
Cus	stomer Support	299
Mic	rochip Devices Code Protection Feature	299
Leg	al Notice	300
Tra	demarks	300
Qua	ality Management System	301
Wo	rldwide Sales and Service	302

1. Managing Licenses

This chapter describes Libero SoC licensing.

1.1 Microsemi License Utility

The Microsemi License Utility allows you to check and update your license settings for the Libero SoC software. It displays your current license settings, the license host-id for the current host, and allows you to add a new license file to your settings.

Starting the Microsemi License Utility

Click Start > All Programs > Microsemi Libero SoC vx.xx> Microsemi License Utility.

Note: If you have more than one license available and have not selected a default license, the Select License dialog box appears.

Requesting a License

To request a license, click **Request License** to display the Microsemi license website. Then right-click and copy the disk volume value in the window, and paste the value into the Microsemi license web form.

The following table describes the available licenses.

Table 1-1. Available Licenses

License	Description
1-year Platinum	Purchased license that supports all devices.
1-year Gold	Purchased license that supports a smaller set of devices than Platinum.
1-year Silver	Free license that supports a smaller set of devices than Gold.
30-day Evaluation	Free license that supports all devices, but disables programming.

When you receive your license file, follow the instructions that come with it and save the license to your local disk. In the Microsemi License Utility window, click **Add License File**. browse to the license file, and then select it. If you use a floating license, click **Add License Server** and enter the port number and name of the license server host.

Although the list of features for which you are licensed shows all versions, your license must have a version equal to or greater than your design tools release version for the libero.exe and designer.exe tools to run.

The list at the lower right shows the order in which the license files are read. The first file read appears at the top of the list.

/alid License Feat. Versi	n Term	Expiration	Quantity	Host	HostID	Source	Comment
alid License Feat version	The second se		200 users	sage	a0d3c11847ab	1702@sage	Comment
Host name:	5350C0120						
Disk volume: Network card(s)*:	7053a3e4 a0d3c11847a	Add License F Sequence for sear	rching license sourc	ense Server			
C Request License	(web)	1702@sage 1717@sage					
Request License (web) Multiple network cards may be listed; use only one network card identifier when		1800@sage					
only one network car							
* Multiple network ca only one network car requesting a license.							

Figure 1-1. Example of Microsemi License Utility

Printing the Microsemi Licenses Report

Click Write Report File to print the Microsemi Tools Licenses Report or to save it as a .txt file.

Related Information

For more information about licensing, including links to troubleshooting and FAQ documents, see the Microsemi Libero SoC License Information Web Page.

1.2 Selecting a Default License from a License List

If you have more than one license available and have not selected a default license, the Select License dialog box appears when you start the Microsemi License Utility. Select the feature license you want to use from the list of available licenses shown.

- The **Quantity** and **Available** columns show the total number of licenses and number of available licenses, respectively.
- The License Type column shows whether an available license is a Node Locked license or a Floating or Server-based license. Floating and Server-based Licenses can be used by multiple users, depending on the number of seats available.

Figure 1-2. License Dialog Box

Feature Line	License Name	License Type	Quantity	Available	Expiration	Host	Comments
ACTEL_SUMMIT	Platinum/Stand	Node locked	Uncounted	Uncounted	11-dec-2019	localhost	V Good to use
ACTEL_VISTA	Gold	Floating	2	2	14-feb-2020	HYD-DK-130370	V Good to use
					I	F	
Set Selected License	•						1

Selecting a License to Use

- 1. In the Select License dialog box, click **Select** to activate Libero using the selected license. This button is disabled by default, and is enabled after you select a license.
- 2. Check the **Set Selected License as Default** check box to save the selected license as the default license to be used for future sessions. Selecting this option skips the license selection step for future sessions. Use this option if you want to use the same license features for future sessions.
 - If you select a license that was acquired by another user, the following message appears:

Feature Line	License Name	License Type	Quantity	Available	Expiration	Host	Comments
1 ACTEL_SUMMIT	Platinum/Stand	Node locked	0	Uncounted	11-dec-2019	localhost	V Good to use
2 ACTEL_VISTA	Gold	Floating	2	2	14-feb-2020	HYD-DK-130370	V Good to use
	A		ОК	user. Please select a			

- If you select a license for which there are no valid licenses available, the following message appears:



To close the license selection window and exit Libero, click **Cancel**. To view the online help topic for License Selection, click **Help**.

License Expiration

If a license will expire within 15 days, a warning appears in the **Comments** column of the dialog box and in the Log window (see the following examples).

Libero SoC® v2021.1

Managing Licenses

Figure 1-3. Select License Dialog Box with License Expiration Warning Message

	Feature Line	License Name	License Type	Quantity	Available	Expiration	Host	Comments
Ŀ	ACTEL_SUMMIT	Platinum/Stand	Floating	2	2	11-may-2019	HYD-DK-(30873	1 License will expire in [14] days. Please contact distributor or Microchip sales team to renew licens
1	ACTEL_VISTA	Geld	Floating	2	2	14-feb-2020	LEVE EX (34339)	V Good to use
						14-160-2020	HT0-04-00370.	 Volution real
				r	17	14-180-2007	HID-04-30370.	

Figure 1-4. Log Window with License Expiration Warning Message

og								
I Messages	C Errors	🗼 Warnings	🕕 Info					
Please cont	act Liber	to Support t	A] will expire	details.				
OInfo: Cur Reading obj	ects from	It Location C:\Users\:	- C:\Users\se	etharam.maddi	Roaming	Actel\rep	ng\Actel\va	ult he\madd#talog\cache.xm
Reading obj	ects from	C:\Users\s	eetharan.madd	ineni\AppData	\Roaming\	Actel\reps	sitory_cach	he\www.fgCore\cache.xm

1.3 Setting a Default License

After you start Libero, you can select the default Libero license that will be used for future sessions. After you select a default Libero license, you can use this same procedure to change the default license.

Click Help > Select Default License.

Figure 1-5. Sele	ecting Help > Se	lect Default License
------------------	------------------	----------------------

He	lp				
۲	Help Topics				
	Reference Manuals				
2	Microsemi Technical Support				
Ø	Microsemi SoC				
0	Release Notes				
	Check For Software Updates				
	Select Default License				
	License Options				
	About Libero				

When the following Select License dialog box appears, click a row, and then click **Set Default License** to specify the Libero license you selected as the default and close the dialog box.

Figure 1-6. Select License Dialog Box

Feature Line	License Name	License Type	Quantity	Available	Expiration	Host	Comments
ACTEL_SUMMIT	Platinum/Stand	Floating	2	2	11-may-2019	HVD-DK-130873	V Good to use
ACTEL VISTA	Gold	Floating	2	2	14-feb-2020	HYD-DK-130370	V Good to use

After you select a default Libero license, you can set license options in the Libero Preferences dialog box by clicking **Project > Preferences**. The following Preferences dialog box appears with the options described below.

Figure 1-7. License Options in Libero Preferences Dialog Box

Preferences		?	×
Software update .og window Startup nternet Access Fext editor P Cores Design Flow .icense Options Proxy	License Options Reset default license selection (This will be effective for future sessions only.) Warn we when my Libero license is about to expire.		
Help	Οκ	Ca	ncel


Option	Description
Reset Default License Selection	This option is selected when a default license is available. When checked, the default license is cleared and the check box is disabled.
Warn we when my Libero license is about to expire	Enables or disables Notification of License expiry. When checked, a popup message informs you about the impending expiration when the selected license's expiration date is within 15 days. Use this option only when the license's expiration date is longer than 5 days and shorter than 15 days.

Table 1-2. Preferences Dialog Box Options

1.4 Viewing License Details

The License Details dialog box shows detailed information about Libero SoC licenses and cores. To display this dialog box, click **Help > License Options**.

Figure 1-8. Selecting Help > License Options



The License Details dialog box has two tabs:

- Tools displays tool license details.
- IP Cores displays IP Cores license details, as shown in the following example.

Figure 1-9. IP Cores License Details

				1	0	License type: Floating	
	Core Name	License Name	Capacity	Expiration Date	-	Host name: HttD-DK-130370.mdtp-main.com	
1	CORESMIP	AIPODIRECTCORECORESMIP	2	14-feb-2020		Lookup path:	
2	COREAPBLSRAM	AIPUDIRECTCORECOREAPBLSRAM	2	14-feb-2020		c:\fledm\License.dat 1800@HYD-DK-I30820.mchp-main.com	
3	COREQOR	AIPUDIRECTCORECOREODR	2	14-feb-2020		1717@HYD-DK-I30873.mchp-main.com 1702@HYD-DK-I30370.mchp-main.com	
4	CORESDR_AXI	AIPUDIRECTCORECORESDR_AXI	2	14-feb-2020			
5	COREFIFO	AIPUDIRECTCORECOREFIFO	2	14-feb-2020			
6	CORE1588	AIPUDIRECTCORECORE1588	2	14-feb-2020			
7	CORTEXMITOP	AIPUDIRECTCORECORTEXM1TOP	2	14-feb-2020			
8	COREAHE	AIPUDIRECTCORECOREAHB	2	14-feb-2020	•	1	

The following table describes the elements in the dialog box.

Table 1-3. Elements in the License Details Dialog Box

Element	Description
Close	Closes the dialog box.
Help	Displays the online help topic for License Selection.
Filter	Searches for the pattern entered in the text edit box. Filtered rows appear in the Cores table.
Lookup Path	Shows the list of License hosts included in the LM_LICENSE_FILE.

1.5 Libero SoC Online Help

The Libero SoC online help system is designed to open in the HTML Help Viewer – Microsoft's Help window for viewing compiled HTML Help. If you do not have the HTML Help Viewer components installed on your system, you can view the help using Microsoft Internet Explorer browser version 4.x or later.

The Libero SoC online help includes the following navigation tabs:

- **Contents**. The **Contents** tab shows books and pages that represent the categories of information in the online help system. When you click a closed book, it opens to display its content of sub-books and pages. When you click an open book, it closes. When you click pages, you select topics to view in the right-hand pane of the HTML Help viewer.
- Search. The Search tab allows you to find topics that contain key words. Full-text searching searches through every word in the online help to find matches. When the search is completed, a list of topics appears, so you can select a topic to view.

Note: Linux users might need to set the LINUX_HTMLREADER variable to enable an HTML viewer. For example: setenv LINUX_HTMLREADER /usr/bin/firefox. If you do not set this variable, HTML files, such as the online help, will not be available from within the software.

1.6 Libero SoC User Guides

Libero SoC includes online manuals that are in PDF format and are available from the Libero SoC Start menu. To access these guides, click **All Programs > Microsemi > Libero SoC > Libero SoC Reference Manuals**. You must have Adobe Acrobat Reader or similar PDF viewer to open and view the PDF user guides.

Libero SoC[®] v2021.1 Managing Licenses

Note: Linux users may need to set their LINUX_PDFREADER variable to enable a PDF viewer. For example: setenv LINUX_PDFREADER /usr/bin/kpdf. If you do not set this variable, some PDF files will not be available from within software.


2. Libero SoC v2021.1 Overview

The following topics provide an overview about Libero SoC v2021.1.

2.1 Libero SoC Design Flow

The following figure shows the Libero SoC design flow.

Figure 2-1. Libero SoC Design Flow



2.1.1 Creating Your Design

Create your design with the following design capture tools:

- System Builder
- Create SmartDesign
- Create HDL

- · Create SmartDesign Testbench (optional, for simulation only)
- Create HDL Testbench (optional, for simulation only)

After you create the design, invoke simulation for pre-synthesis verification.



You can also click the **W** button to invoke the Libero SoC software through Place and Route with default settings. However, doing so bypasses constraint management.


2.1.2 Working with Constraints

In the FPGA design world, constraint files are as important as design source files. Constraint files are used throughout the FPGA design process to guide FPGA tools to achieve the timing and power requirements of the design. For the synthesis step, SDC timing constraints set the performance goals whereas non-timing FDC constraints guide the synthesis tool for optimization. For the Place-and-Route step, SDC timing constraints guide the tool to achieve the timing requirements whereas Physical Design Constraints (PDC) guide the tool for optimized placement and routing (Floorplanning). For Static Timing Analysis, SDC timing constraints set the timing requirements and design-specific timing exceptions for static timing analysis.

Libero SoC provides the Constraint Manager to manage your design constraint needs. Constraint Manager is a single centralized graphical interface that allows you to create, import, link, check, delete, edit design constraints and associate the constraint files to design tools in the Libero SoC environment. Constraint Manager also allows you to manage constraints for SynplifyPro synthesis, Libero SoC Place-and-Route, and the SmartTime Timing Analysis throughout the design process.

After project creation, double-click **Manage Constraints** in the Design Flow window to open the **Constraint Manager**.

Figure 2-2. Constraint Manager



2.1.3 Implement

Netlist Viewer (User Guide)

- 6.1 Synthesize

Note: Double-click Synthesize to run synthesis on your design with the default settings. The constraints associated with Synthesis in the Constraint Manager are passed to Synplify.

- 6.2 Verify Post-Synthesized Design
- 6.3 Configure Flash*Freeze
- 6.4 Configure Register Lock Bits
- 6.6 Place and Route SmartFusion2, IGLOO2, RTG4

Note: Place and Route takes the design constraints from the Constraint Manager and runs with default

settings. This is the last step in the push-button Market design flow execution.

- 6.10 Verify Post Layout Implementation
 - 6.10.1 Generate Back Annotated Files SmartFusion2, IGLOO2, and RTG4
 - 6.10.2 Simulate Opens ModelSim ME
 - 6.10.3 Verify Timing
 - 6.10.4 SmartTime
 - 6.10.5 Verify Power
 - 6.10.8 Simultaneous Switching Noise

2.1.4 Program and Debug Design

- Generate FPGA Array Data
- Update eNVM Memory Content
- Configure Hardware
 - Programming Connectivity and Interface
 - Configure Programmer
 - Device I/O States During Programming JTAG Mode Only
- Configure Programming Options
- Configure Security Policy Manager
- Program Design
 - Generate Bitstream
 - Run PROGRAM Action
- Debug Design
 - Identify Debug Design
 - SmartDebug (User Guide)
- Configure Permanent Locks for Production (Configure OTP Security)

2.1.5 Handoff Design for Production

- Export Bitstream
- Export FlashPro Express Job
- Export Job Manager Data
- Export Pin Report
- Export BSDL
- Export IBIS Model
- Handoff Design for Firmware Development
- Handoff Design for Debugging (Export SmartDebug Data)

2.2 Constraint Flow and Design Sources

The Constraint Flow supports HDL and Netlist design sources. The Libero SoC Design Flow window and the Constraint Manager are context-sensitive to the type of design sources: HDL or Netlist.

2.2.1 Constraint Flow for HDL designs

When the design source is HDL, the Design Flow window displays Synthesis as a design step. The Constraint Manager also makes available Synthesis as a target to receive timing constraints and netlist attribute constraints. The options to promote or demote global resources of the chip are set in the Synthesis options.

2.2.2 Constraint Flow for VM Netlist designs

When the design source is a Netlist, the Design Flow window displays Compile Netlist as a design step. Timing constraints can be passed to Place and Route and Timing Verification only.

The options to promote or demote global resources of the chip are set in the Compile Netlist options. The HDL flow versus the Netlist Flow is compared and contrasted below.

Table 2-1. HDL vs. Netlist Flow

HDL Flow	Netlist Flow			
Design Flow	Design Flow			
Top Module(root): top	Top Module(root): shift32			
Active Synthesis Implementation: synthesis	Active Synthesis Implementation: synthesis			
Tool	Tool			
Create Design	🕀 🕨 Create Design			
Constraints	E Constraints			
Manage Constraints	E Implement Design			
Implement Design	🔓 Open Netlist Viewer			
Open Netlist Viewer	Verify Post-Synthesized Design			
Synthesize	Compile Netlist			
Werify Post-Synthesized Design	Configure Flash*Freeze			
Configure Flash*Freeze	Configure Register Lock Bits			
- • C Configure Register Lock Bits	- 96 Place and Route			
Place and Route	Verify Post Layout Implementation			
Verify Post Layout Implementation	B Program and Debug Design			
Program and Debug Design	B Handoff Design for Production			
Handoff Design for Production	Handoff Design for Firmware Development			
Handoff Design for Firmware Development	Handoff Design for Debugging			
Handoff Design for Debugging				
Reports ● × top.v ● × Constraint Manager* ● × StartPage ● × I/O Attributes Timing* Floor Planner Netlist Attributes New Import Link Edt ▼ Check ▼ Derive Constraint View constraint/user.sdc Import Link Edt ▼ Derive Constraint View	I/O Attributes Timing Floor Planner Netist Attributes New Import Link Edit V Check V Derive Constrain Place and Route Timing Verification constraint\user.sdc V V constraint\my2.sdc V			
Constraint Manager	Constraint Manager			
I/O Attributes Timing Floor Planner Netlist Attribu	I/O Attributes Timing Floor Planner Netlist Attribu			
New Timport Link (New Timport Link C			
	Consulta Matta			
	Compile Netlist			
constraint\myndc.ndc	constraint\myndc.ndc			
Constraint Manager - Check *.fdc and *.ndc	Constraint Manager - Check *.ndc only			

Libero SoC[®] v2021.1 Libero SoC v2021.1 Overview

ilobal Nets		
JODAI NETS	Global Promotion	
Minimum number of clock pins:		
Minimum number of asynchronous pins:	Number of global resources:	8
linimum fanout of non-clock nets to be kept on globals:	Maximum number of global nets that could be demoted to row-globals:	16
lumber of global resources: laximum number of global nets that could be demoted to row-globa	Minimum fanout of global nets that could be demoted to row-globals:	300
Vinimum fanout of global nets that could be demoted to row-global:	Minimum fanout of non-clock nets to be kept on globals:	5000
Optimizations		
Enable retiming	Help	ОК
RAM optimized for: General High speed	Clobal Promotion/Domotion Options sat in C	omnilo N
RAM optimized for:	Global Promotion/Demotion Options set in C Options Dialog Box	compile N
dditional options for SynplifyPro synthesis		compile N

2.3 Supported Families

Microchip's Libero SoC software supports the following families of devices:

- SmartFusion2
- IGLOO2
- RTG4

In this guide, references to a family name include the device family and all its derivatives, unless otherwise specified. The following table lists supported device families and their derivatives.

Table 2-2. Supported Device Families

Device Family	Description
SmartFusion2	Address fundamental requirements for advanced security, high reliability, and low power in critical industrial, military, aviation, communications, and medical applications.
IGLOO2	Low-power mixed-signal programmable solution.
RTG4	Microchip's new family of radiation-tolerant FPGAs.

2.4 File Types in Libero SoC

Creating a new project in Libero SoC creates new directories and project files automatically. Your project directory contains all of your local project files. When you <u>import</u> files from outside your current project, the files are <u>copied into</u> <u>your local project folder</u>.

The Project Manager allows you to manage your files as you import them. If you want to store and maintain your design source files and design constraint files in a central location outside the Project location, Libero allows you to link them to your Libero project folders when you create your project. These linked files are linked (not copied) to your project folder.

Depending on your project preferences and the installed version of Libero SoC, the software creates directories for your project.

The top-level directory (<project_name>) contains your *.prjx file. Only one *.prjx file is enabled for each Libero SoC project. If you associate Libero SoC as the default program with the *.prjx file (**Project > Preferences > Startup > Check the default file association (.prjx) at startup**), you can double-click the *.prjx file to open the project with Libero SoC.

The component directory stores your SmartDesign components (SDB and CXF files) and the *_manifest.txt file for each design component in your Libero SoC project. To run synthesis, simulation, and firmware development with your own point tools outside the Libero SoC environment, see the *_manifest.txt file. For each design component, Libero SoC generates a <component_name>_manifest.txt file that stores the file name and location of:

- HDL source files to be used for synthesis and simulations
- Stimulus files and configuration files for simulation
- Firmware files for software IDE tools
- · Configuration files for programming
- Configuration files for power analysis

For details about how to run synthesis, simulation, firmware development, programming, and power analysis outside the Libero SoC environment, see the *SmartFusion2/IGLOO2 Custom Flow User Guide*.

Note: While importing components, .sdb and .cxf files are expected to reside in the same location directory.

constraint directory - All your constraint files (SDC timing constraint files, floorplanning PDC files, I/O PDC files, Netlist Attributes NDC files).

designer directory - *_ba.sdf, *_ba.v(hd), STP, PRB (for Silicon Explorer), TCL (used to run designer), impl.prj_des (local project file relative to revision), designer.log (logfile).

hdl directory - all hdl sources. *.vhd if VHDL, *.v and *.h if Verilog.

simulation directory - meminit.dat, modelsim.ini files, *.bfm files and *.vec file, run.do file for simulation.

smartgen directory - GEN files and LOG files from generated cores.

stimulus directory - BTIM, Verilog, and VHDL stimulus files.

synthesis directory - *.vm, *_syn.prj (Synplify log file), *.psp (Precision project file), *.srr (Synplify logfile), precision.log (Precision logfile), *.tcl (used to run synthesis), and many other files generated by the tools (not managed by Libero SoC).

viewdraw directory - viewdraw.ini files.

2.4.1 Internal Files

Libero SoC generates the following internal files. They may or may not be encrypted. They are for Libero SoC housekeeping and are not for users.

File	File Extension	Remarks
Routing Segmentation File	*.seg	
Combiner Info	*.cob	
Hierarchical Netlist	*.adl	
Flattened Netlist	*.afl	
Location file	*.loc	

Libero SoC[®] v2021.1

Libero SoC v2021.1 Overview

continued				
File	File Extension	Remarks		
map file	*.map	Fabric Programming File		
tieoffs.txt	*.txt	RTG4 devices only		

2.5 Software Tools

Libero SoC integrates design tools, streamlines design flow, manages design and log files, and passes design data between tools. The following table identifies the tools you can use to perform Libero SoC functions. For more information about Libero SoC tools, visit https://www.microsemi.com/products/fpga-soc/design-resources/ design-software/libero-soc#overview.

Function	Tool	Comments
Project Manager, HDL Editor, Core Generation	Libero SoC	Project Manager, HDL Editor targets the creation of HDL code. HDL Editor supports VHDL and Verilog with color, highlighting keywords for both HDL languages.
Synthesis	Synplify [®] Pro ME	SynplifyPro ME is integrated as part of the design package, enabling designers to target HDL code to specific devices.
Simulation	ModelSim [®] ME Pro	Allows source-level verification so designers can verify HDL code line by line. Designers can perform simulation at all levels: behavioral (or pre-synthesis), structural (or post-synthesis), and dynamic simulation.
Timing/Constraints, Power Analysis, Netlist Viewer, Floorplanning, Package Editing, Place-and-Route, Debugging	Libero SoC	 This software package includes: ChipPlanner — displays I/O and logic macros in your design for floorplanning Netlist Viewer — design schematic viewer. SmartPower — power analysis tool. SmartTime — static timing analysis and constraints editor.

Table 2-3. Matching Functions with Tools

2.6 Software IDE Integration

Libero SoC simplifies the task of transitioning between designing your FPGA to developing your embedded firmware.

Libero SoC manages the firmware for your FPGA hardware design, including:

- Firmware hardware abstraction layers required for your processor.
- Firmware drivers for the processor peripherals that you use in your FPGA design.
- Sample application projects are available for drivers that illustrate the proper usage of the APIs.

To see which firmware drivers Libero SoC has found to be compatible with your design, open the Firmware View. From this view, you can change the configuration of your firmware, change to a different version, read driver documentation, and generate sample projects for each driver.

Libero SoC manages the integration of your firmware with your preferred Software Development Environment, including SoftConsole, Keil, and IAR Embedded Workbench. The projects and workspace for your selected development environment are generated automatically with the proper settings and flags so you can write your applications immediately.

3. Libero Design Flow SmartFusion2, IGLOO2, and RTG4

When creating a new project, follow the directions in the New Project Wizard to create a project.

3.1 Starting Libero SoC

When starting Libero SoC, you will be presented with the option of either creating a new project, or opening an existing one.

- Clicking on **Open** opens a pre-existing Libero SoC project.
- Clicking on New starts the <u>New Project Wizard</u>. Upon completion of the wizard, a new Libero SoC project is created and opened.

The following figure shows a newly created project with only the top level design flow steps visible.

Figure 3-1. Design Flow Window

Design Flow & X	Reports 🗗 🗙 St	artPage & ×
Peace select a root Tool Constrain Design Constrain Design Program Design Program Design Program Design Program Design Program Design Production Develop Firmware	 Project Summary Filog 	Image O Errors O Warnings 0 Info Project Name: F Location: U:\newcons\F Description: Preferred HDL Type: Verilog * - *
Design F., Design Hierar Stimulus Hierar Catalog Files		4
0		6
Messages & Frors A Warnings Info Awarning: The programming profile 'FlashFro' has been opened this project. The F project was opened.	activated; the att:	ibutes for this Profile have changed since you last

3.1.1 The Design Flow Window

The Design Flow Window for each technology family may be slightly different. The Constraint Flow choice made during new project creation may also affect the exact elements of design flow. However, all flows include some version of the following design steps:

- Create Design
- Constraints
- Implement Design
- Program and Debug Design
- Handoff Design for Production

• Handoff Design for Debugging

3.2 Design Report

The Design Report Tab lists all the reports available for your design, and displays the selected report.

Reports are added automatically as you move through design development. For example, Timing reports are added when you run timing analysis on your design. The reports are updated each time you run timing analysis.

If the Report Tab is not visible, you can expose it at any time by clicking on the main menu item **Design >Reports**.

If a report is not yet listed, you may have to create it manually. For example, you must invoke **Verify Power** manually before its report will be available.

Reports for the following steps are available for viewing here:

- Project Summary
 - Synthesize
 - Place and Route
 - Verify Timing
 - Verify Power
- Programming
 - Generate FPGA Array Data
 - Generate Bitstream
- Export
 - Export Bitstream
 - Export Pin Report
 - Export BSDL File
 - Export IBIS Model

3.3 Using the Libero SoC New Project Wizard

To start a new Libero SoC project, select **Project > New Project** to launch the Libero SoC New Project Wizard. This Wizard takes you through the procedure of creating a new Libero Project. It consists of the following steps:

- Project Details such as Name and file location
- · Device Selection after you select a device, you can click the Finish button.
- Device Settings
- Design Template this dialog box may not be available if there are no design templates for the chosen technology.
- Add HDL Sources
- Add Constraints

3.3.1 New Project Creation Wizard – Project Details

You can create a Libero SoC project using the New Project Creation Wizard. You can use the pages in the wizard to:

- · Specify the project name and location
- Select the device family and parts
- Set the I/O standards
- Use System Builder or MSS in your design project (SmartFusion2 and IGLOO2 only)
- · Import HDL source files and/or design constraint files into your project

Figure 3-2. Libero SoC New Project Creation Wizard

ject details			
Spedfy project details			
Project Details	Project name:		
Device Selection	Project location:	C:/temp	 Browse
1	Description:		
Device Settings			
Design Template	Preferred HDL type		
Add HDL Sources	Enable block ov	iion	
Add Constraints			
ibero			
Add Constraints			

3.3.2 Project

Project Name - Identifies your project name; do not use spaces or reserved Verilog or VHDL keywords.

Project Location – Identifies your project location on disk.

Description – General information about your design and project. The information entered appears in your Datasheet Report View.

Preferred HDL type - Sets your HDL type: Verilog or VHDL. Libero-generated files (SmartDesigns, SmartGen cores, etc.) are created in your specified HDL type. Libero SoC supports mixed-HDL designs.

Enable Block Creation - Enables you to build blocks for your design. These blocks can be assembled in other designs, and may have already completed Layout and been optimized for timing and power performance for a specific Microchip device. Once optimized, the same block or blocks can be used in multiple designs.

When you are finished, click **Next** to proceed to the **Device Selection** page.

3.3.3 New Project Creation Wizard – Device Selection

The Device Selection page is where you specify the Microchip device for your project. Use the filters and drop-down lists to refine your search for the right part to use for your design.

This page contains a table of all parts with associated FPGA resource details generated as a result of a value entered in a filter.

When a value is selected for a filter:

- The parts table is updated to reflect the result of the new filtered value.
- All other filters are updated, and only relevant items are available in the filter drop-down lists.

For example, when SmartFusion2 is selected in the Family filter, the parts table includes only SmartFusion2 parts.

Libero SoC[®] v2021.1 Libero Design Flow SmartFusion2, IGLOO2, and RTG4

Add HDL Sources M25005-1FG484 6060 6060 209 11 10 11 Add HDL Sources M25005-17G4844 6060 6060 209 11 10 11 Add HDL Sources M25005-17G444 6060 6060 84 11 10 11 Add Constraints M25005-17G444 6060 6060 84 11 10 11 M25005-17G484 6060 6060 161 11 10 11 M25005-17G484 6060 6060 161 11 10 11 M25005-17G484 6060 6060 171 11 10 11 M25005-17F400 6060 6060 209 11 10 11 M25005-17F400 6060 6060 209 11 10 11 M25005-16484 6060 6060 209 11 10 11 M25005-16484 6060 6060 209 11 10 11	0			New projec	:t				-
Project Details Family: SmartFusion2 Die: All Package: All Package: <th></th> <th>roject from the part numbe</th> <th>er list</th> <th></th> <th></th> <th></th> <th>Select</th> <th>ted part: M2S00</th> <th>5-1FC</th>		roject from the part numbe	er list				Select	ted part: M2S00	5-1FC
Parking SmartFusion2 Die: All Package: All Package: Device Settings Speed: All Core voltage: All Range: All Reset filters Device Settings Search part: Reset filters Reset filters Reset filters Add HDL Sources Add HDL Sources 4LUT DFF User I/Os uSRAM 1K LSRAM 18K Math (18x18) M25005-1FG4844 6060 6060 209 11 10 11 M25005-1FG4844 6060 6060 84 11 10 11 M25005-1FQ1444 6060 6060 161 11 10 11 M25005-1FQ1444 6060 6060 11 10 11 <t< th=""><th></th><th>Part filter</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></t<>		Part filter							
Device Selection Speed: All Core voltage: All Range: All Reset filters Device Settings Besign Template Reset filters Reset filters Reset filters Device Settings Search part: Reset filters Reset filters Reset filters Add HDL Sources Add HDL Sources M25005-1FG4841 6060 6060 209 11 10 11 Add Constraints M25005-101444 6060 6060 161 11 10 11 M25005-1071444 6060 6060 161 11 10 11 M25005-1071444 6060 6060 161 11 10 11 M25005-107256 6060 6060 161 11 10 11 M25005-107256 6060 6060 171 11 10 11 M25005-107400 6060 6060 171 11 10 11 M25005-107400 6060 6060 209 11 1	Project Details	Family: SmartFusio	n2 \$	Die:	All	Package:	All	+	
Device Settings Reset filters Design Template Part Number 4 LUT DFF User I/Os uSRAM 1K LSRAM 18K Math (18x18) Add HDL Sources M25005-1FG4844 6060 6060 209 11 10 11 M25005-1FG4844 6060 6060 209 11 10 11 M25005-1FG4844 6060 6060 84 11 10 11 M25005-1FG4844 6060 6060 84 11 10 11 M25005-1FG4844 6060 6060 161 11 10 11 M25005-1VF256I 6060 6060 161 11 10 11 M25005-1VF256I 6060 6060 171 11 10 11 M25005-1VF400I 6060 6060 171 11 10 11 M25005-1VF400I 6060 6060 209 11 10 11 M25005-1VF400I 6060 6060 209	1	Speed: All	\$	Core voltage:	All	Range:	All	+	
Device Settings Search part: Design Template Part Number 4 LUT DFF User I/OS uSRAM 1K LSRAM 18K Math (18x18) Add HDL Sources M25005-1FG484 6060 6060 209 11 10 11 Add HDL Sources M25005-1FG484 6060 6060 84 11 10 11 Add Constraints M25005-1VF256 6060 6060 161 11 10 11 M25005-1VF256 6060 6060 161 11 10 11 M25005-1VF256 6060 6060 161 11 10 11 M25005-1VF256 6060 6060 171 11 10 11 M25005-1VF256 6060 6060 171 11 10 11 M25005-1VF256 6060 6060 171 11 10 11 M25005-1VF400 6060 6060 171 10 11 11 M25005-1FG484 60	Device Selection						Decet	filters	
Search part: Part Number 4LUT DFF User I/Os uSRAM 1K LSRAM 18K Math (18x18) M25005-1FG484 6060 6060 209 11 10 11 Add HDL Sources M25005-170144 6060 6060 84 11 10 11 Add Constraints M25005-1701444 6060 6060 84 11 10 11 M25005-17021444 6060 6060 161 11 10 11 M25005-1702561 6060 6060 161 11 10 11 M25005-1702561 6060 6060 171 11 10 11 M25005-1702564 6060 6060 171 11 10 11 M25005-170404 6060 6060 209 11 10 11 M25005-164844 6060 6060 209 11 10 11 M25005-164844 6060 6060 209 11 10	Device Settings						Heset	inters	
Add HDL Sources M25005-1FG484 6060 6060 209 11 10 11 Add HDL Sources M25005-17G4844 6060 6060 209 11 10 11 Add HDL Sources M25005-17G4844 6060 6060 84 11 10 11 Add Constraints M25005-17G484 6060 6060 84 11 10 11 M25005-17G484 6060 6060 161 11 10 11 M25005-17G484 6060 6060 161 11 10 11 M25005-17F256 6060 6060 161 11 10 11 M25005-17F400 6060 6060 171 11 10 11 M25005-17F400 6060 6060 209 11 10 11 M25005-16484 6060 6060 209 11 10 11 M25005-16484 6060 6060 209 11 10 11		Search part:							
Add HDL Sources M2S005-1FG4841 6060 6060 209 11 10 11 M2S005-1TQ144 6060 6060 84 11 10 11 M2S005-1TQ1441 6060 6060 84 11 10 11 M2S005-1TQ1441 6060 6060 84 11 10 11 M2S005-1VF256 6060 6060 161 11 10 11 M2S005-1VF256 6060 6060 161 11 10 11 M2S005-1VF256 6060 6060 171 11 10 11 M2S005-1VF400 6060 6060 171 11 10 11 M2S005-VF4001 6060 6060 209 11 10 11 M2S005-FG4844 6060 6060 209 11 10 11 M2S005-FG4844 6060 6060 209 11 10 11	Design Template	Part Number 👻	4LUT	DFF	User I/Os	uSRAM 1K	LSRAM 18K	Math (18x18)	PL *
Add HDL Sources M25005-17Q144 6060 6060 84 11 10 11 Add HDL Sources M25005-17Q144I 6060 6060 84 11 10 11 Add Constraints M25005-17Q1244I 6060 6060 84 11 10 11 Add Constraints M25005-17Q126I 6060 6060 161 11 10 11 M25005-17Q126I 6060 6060 161 11 10 11 M25005-17Q126I 6060 6060 161 11 10 11 M25005-17Q126I 6060 6060 6060 171 11 10 11 M25005-17Q126I 6060 6060 209 11 10 11 M25005-17Q126I 6060 6060 209 11 10 11 M25005-176484I 6060 6060 209 11 10 11 M25005-16484I 6060 6060 209 11	Т								2
Add HoL Sources M25005.17Q1441 6060 6060 84 11 10 11 Add Constraints M25005.1VF256 6060 6060 161 11 10 11 Add Constraints M25005.1VF256 6060 6060 161 11 10 11 M25005.1VF256 6060 6060 161 11 10 11 M25005.1VF400 6060 6060 6060 171 11 10 11 M25005.F6484 6060 6060 209 11 10 11									2
M25005-1172544 6060 6060 84 11 10 11 Add Constraints M25005-1V7256 6060 6060 161 11 10 11 M25005-1V7256 6060 6060 161 11 10 11 M25005-1V72561 6060 6060 161 11 10 11 M25005-1V7400 6060 6060 171 11 10 11 M25005-F6484 6060 6060 209 11 10 11 M25005-F64844 6060 6060 209 11 10 11	Add HDL Sources								2
Add Constraints M25005-1VF400 6060 6060 171 11 10 11 M25005-1VF4001 6060 6060 171 11 10 11 M25005-1VF4001 6060 6060 171 11 10 11 M25005-FG484 6060 6060 209 11 10 11 M25005-FG4844 6060 6060 209 11 10 11 M25005-FG4844 6060 6060 209 11 10 11									2
Add Constraints M25005-1VF400 6060 6060 171 11 10 11 M25005-1VF4001 6060 6060 171 11 10 11 M25005-1VF4001 6060 6060 171 11 10 11 M25005-FG484 6060 6060 209 11 10 11 M25005-FG4844 6060 6060 209 11 10 11 M25005-FG4844 6060 6060 209 11 10 11									2
M25005-1VF4001 6060 6060 171 11 10 11 M25005-FG484 6060 6060 209 11 10 11									2
M25005-FG484 6060 6060 209 11 10 11 M25005-FG484 6060 6060 209 11 10 11 M25005-FG484 6060 6060 209 11 10 11	Add Constraints								2
M25005-FG484I 6060 6060 209 11 10 11 M250055-IFG484 6060 6060 209 11 10 11									2
M250055-1FG484 6060 6060 209 11 10 11 M250055-1FG484 6060 6060 209 11 10 11									2
M250055.1EG4841 6060 6060 209 11 10 11									2 2
		M250055-1FG484I	6060	6060	209	11	10	11	2
M250055-1FG484T2 6060 6060 209 11 10 11	Inero								2 -
System on Chip		4							

The Die filter includes only SmartFusion2 devices in the drop-down list for Die.

Family – Specify the Microchip device family. Only devices belonging to the family are listed in the parts table.

Die / Package / Speed - Set your device die, package, and speed grade, respectively. Only parts matching the filtering option are listed in the parts table.

Core Voltage - Set the core voltage for your device. Two numbers separated by a "~" are shown if a wide range voltage is supported. For example, 1.2~1.5 means that the device core voltage can vary between 1.2 and 1.5 volts.

Range - From the provided pick list, select the temperature range a device can encounter in your application. Junction temperature is a function of ambient temperature, air flow, and power consumption. Tools such as SmartTime, SmartPower, timing-driven layout, power-driven layout, the timing report, and back-annotated simulation are affected by operating conditions.

Supported ranges include:

- ALL All ranges
- EXT (Extended)
- · COM (Commercial) Not available for RTG4 devices
- IND (Industrial)
- TGrade1 (Automotive) Not available for RTG4 devices
- TGrade2 (Automotive) Not available for RTG4 devices
- MIL (Military)

Supported operating condition ranges vary according to your device and package. Refer to the device datasheet to find your recommended temperature range. The temperature range corresponding to the value selected from the pick list can also be found by checking Project Settings > Analysis operating conditions.

Reset Filters - Reset all filters to the default ALL option except Family.

Search Part – Enter a character-by-character search for parts. Search results appear in the parts table. When **Device Selection** is completed, click on:

- Next to proceed to the Device Settings page OR
- Finish to complete New Project Creation.

Note: Once the project has been created, many device settings can be modified in the Project Settings dialog box tabs for "Device selection", "Device Settings", and "Analysis operating conditions".

Libero SoC[®] v2021.1 Libero Design Flow SmartFusion2, IGLOO2, and RTG4

3.3.4 New Project Creation Wizard – Device Settings

Figure 3-4. New Project Creation Wizard – Device Settings Page (SmartFusion2 and IGLOO2)

New project	
Device settings Choose device settings	s for your project Selected part: M2S150TS-1FC115
Project Details	I/O settings Default I/O technology: LVCMOS 2.5V Please use the I/O Editor to change individual I/O attributes.
Device Selection	Reserve pins for probes
Device Settings	Power supplies PLL supply voltage (V): 2.5
Design Template	Power on Reset delay :
Add HDL Sources	System controller suspended mode
Add Constraints	
Help	< Back Next > Finish Cancel

For SmartFusion2 and IGLOO2 devices, the Device Settings page is where you set the Device I/O Technology, PLL Supply Voltage, Reserve pins for Probes and activate the System Controller Suspended Mode.

Figure 3-5. New Project Creation Wizard – Device Settings Page (RTG4)

New project	
Device settings Choose device settings for y	our project Selected part: RT4G150L-CG165
Project Details	I/O settings Default I/O technology: LVCMOS 2.5V Please use the I/O Editor to change individual I/O attributes. Reserve pins for probes
Device Selection	
Device Settings	Enable Single Event Transient mitigation
Add HDL Sources	
Add Constraints	
Help	< Back Next > Finish Cancel

For RTG4 devices, the Device Settings page is where you set the Device I/O Technology, Reserve pins for Probes, and activate Enable Single Event Transient mitigation.

evice settings Choose device settings	s for your project Selected part: M2S150TS-1FC
Project Details Device Selection	1/O settings Default I/O technology: LVCMOS 2.5V Please use the I/O Editor to change individual I/O attributes. Reserve pins for probes
Device Settings	Power supplies PLL supply voltage (V):
Design Template	Power on Reset delay :
Add HDL Sources	System controller suspended mode
Add Constraints	
ibe	
Неір	< Back Next > Finish Cane

Figure 3-6. New Project Creation Wizard – Device Settings Page (SmartFusion2)

Default I/O Technology - Set all your I/Os to a default value. You can change the values for individual I/Os in the I/O Attribute Editor. The I/O Technology available is family-dependent.

Reserve Pins for Probes - Reserve your pins for probing if you intend to debug using SmartDebug.

Enable Single Event Transient mitigation (RTG4 only) - Controls the mitigation of Single Event Transient (SET) in the FPGA fabric. When this box is checked, SET filters are turned on globally to help mitigate radiation-induced transients. By default, this box is unchecked.

PLL Supply Voltage (V) (SmartFusion2, IGLOO2 only) - Set the voltage for the power supply that you plan to connect to all the PLLs in your design, such as MDDR, FDDR, SERDES, and FCCC.

Maximum Core Voltage Rail Ramp Up Time (SmartFusion2, IGLOO2 only) - Power-up management circuitry is designed into every SmartFusion2 and IGLOO2 SoC FPGA. These circuits ensure easy transition from the powered-off state to the powered-up state of the device. The SmartFusion2, IGLOO2, and RTG4 system controller is responsible for systematic power-on reset whenever the device is powered on or reset. All I/Os are held in a high-impedance state by the system controller until all power supplies are at their required levels and the system controller has completed the reset sequence.

The power-on reset circuitry in SmartFusion2 and IGLOO2 devices requires the VDD and VPP supplies to ramp monotonically from 0 V to the minimum recommended operating voltage within a predefined time. There is no sequencing requirement on VDD and VPP. Four ramp rate options are available during design generation: 50 µs, 1 ms, 10 ms, and 100 ms. Each selection represents the maximum ramp rate to apply to VDD and VPP.

Device information (such as Die, Package and Speed) can be modified later in the Project Settings dialog box.

System Controller Suspended Mode (SmartFusion2, IGLOO2 only) - Enables designers to suspend operation of the System Controller. Enabling this bit instructs the System Controller to place itself in a reset state when the device is powered up. This effectively suspends all system services from being performed. For a list of system services for SmartFusion2 and IGLOO2, refer to the System Controller User's Guide for your device on the Microchip website.

When Device Settings is completed, click on:

- Next
 - OR
- Finish to complete New Project Creation.

Note: Once the project has been created, many device settings can be modified in the <u>Project Settings</u> dialog box tabs for "Device selection", "Device Settings", and "Analysis operating conditions".

3.3.5 New Project Creation Wizard – Design Template (SmartFusion2 and IGLOO2)

The Design Template page is where you use Libero SoC's built-in template to automate your SmartFusion2 or IGLOO2 design process. The template uses the System Builder tool for system-level design or the Microcontroller Subsystem (MSS) in your design. Both will speed up the design process.

Figure 3-7. New Project Creation Wizard – Design Template Page

owse and run installed a	pplications			Libero SoC Online Help NoIn	dex - M
		New projec	:t	a da ka da kazala da ser a serenda da serend A serenda da	_ 0 ×
Design Template Choose a design temp	late			Selected part: M2S005	-1FG484
Project Details	 Design templates and None 	creators			
Device Selection	 Create a system bit Create a microcont 	uilder based design troller(MSS) based design			
Device Settings	SmartFusion2 Microco SmartFusion2 Microco	Core htroller Subsystem (MSS) htroller Subsystem (MSS)	1.1.500 1.1.400	Version	
Design Template				Show only latest versi	on
Add HDL Sources	Design methodology	tialization for MDDR/FDDR/SERD	DES peripherals		
Add Constraints	✓ Instantiate System	Builder/MSS component in a S	martDesign on creation		
Help			<	Back Next > Finish	Cancel

The following table describes the fields in the Device Template screen. After you complete the fields, click **Next** to go to the Add HDL Sources page or click **Finish** to complete new project creation with all remaining defaults.

Table 3-1. Fields in the Libero SoC New Project Creation Wizard - Device Template

Field	Description
None	Select if you do not want to use a design template.
Create a System Builder based design	Use System Builder to generate your top-level design.
Create a Microcontroller (MSS) based design	Instantiate a Microcontroller (MSS) in your design. The version of the MSS cores available in your vault is displayed. Select the version you desire.
Use Standalone Initialization for MDDR/FDDR/SERDES Peripherals	Check this box if you want to create your own peripheral initialization logic in SmartDesign for each of your design peripherals (MDDR/FDDR/SERDES). When checked, System Builder does not build the peripherals initialization logic for you. Stand-alone initialization is useful if you want to make the initialization logic of each peripheral separate from and independent of each other.
Instantiate System Builder/MSS component in a SmartDesign on creation	Uncheck this box if you are using this project to create System Builder or MSS components and do not plan on using them in a SmartDesign based design. This is especially useful for design flows where the System Builder or MSS components are stitched in a design using HDL.

Libero SoC[®] v2021.1 Libero Design Flow SmartFusion2, IGLOO2, and RTG4

3.3.6 New Project Creation Wizard – Add HDL Source Files

The Add HDL Source Files page is where you add HDL design source files to your Libero SoC project. The HDL source files can be imported or linked to the Libero SoC Project.

Figure 3-8. New Project Creation Wizard - Add HDL Source Files Page

HDL source files Specify HDL files to impo	ort/link to your project.		Selected part: MPF200TS_ES-1F
Project Details	Import file Link file		Delet
	File type	File name	File location
Device Selection			
Device Settings			
Add HDL Sources			
Add Constraints			
bero			

Import File – Navigate to the disk location of the HDL source. Select the HDL file and click **Open**. The HDL file is copied to the Libero Project in the <prj folder>/hdl folder.

Figure 3-9. New Project Creation Wizard – Link Files Dialog Box

ok in:	C: Microsemi \testcase	e\test1			<u> </u>	0	0	0		
My C.	Name	A	Size	Туре	Date Modified					
a C519	mult18X18.v		2 KB	v File	2/14/2019 5:26	PM				
	1									
name:	mult18X18.v							_	(Open
name: s of type: ary: work	HDL Source Files (*.vhdl *	*.vhd *.v *.sv *.	vm *.vh *	.svh *.h)				-		Open Cancel

Link File – Navigate to the disk location of the HDL source. Select the HDL file and click Open.

This dialog box allows the user to continue with an absolute path or choose a relative path for linked files.

Create links relative to the path set in Environment variable – This option requires users to enter an environment variable that has a relative path set to it. Links are created relative to the path set in the environment variable.

Note: If the user selects relative path and provides an Environment variable for the relative path, the user cannot switch to absolute path. Once the environment variable is set, this option becomes read-only in all other link files dialog boxes.

The HDL file is linked to the Libero Project. Use this option if the HDL source file is located and maintained outside of the Libero project.

Delete - Delete the selected HDL source file from your project. If the HDL source file is linked to the Libero project, the link will be removed.

When Add HDL Sources is completed, click on:

- Next to proceed to the <u>Add Constraints</u> page OR
- Finish to complete New Project Creation.

3.3.7 New Project Creation Wizard - Add Constraints

The Add Constraints page is where you add Timing constraints and Physical Constraints files to your Libero SoC project. The constraints file can be imported or linked to the Libero SoC Project.

Figure 3-10. New Project Creation Wizard – Add Constraints Page

	Ne	w project	_ 0
dd constraints Specify constraint files for	r timing or physical constraints.		Selected part: M2S005-1FG4
Project Details	Import file Link file		Delete
	File type	File name	File location
Device Selection			
Device Settings			
Design Template			
Add HDL Sources			
Add Constraints			
Help		< <u>B</u>	ick Next > Finish Cancel

Import File – Navigate to the disk location of the constraints file. Select the constraints file and click **Open**. The constraints file is copied to the Libero Project in the <pri_folder>/constraint folder.

Libero SoC[®] v2021.1 Libero Design Flow SmartFusion2, IGLOO2, and RTG4

ook in:	C:\test\constraint\jo			<u> </u>	0	0	C.	
S My C	Name	/ Size	Туре	Date Modified				
2 C519	pre 🛛			11/20/2019 12:07 PM				
1 1000	user.pdc	1,0tes	pdc File	11/19/2019 4:55 PM				
4 1 1 1								
e name:	Juser.pdc						C)pen
	user.pdc I/O Constraint Files(*.pd	=)				-)pen ancel

Figure 3-11. New Project Creation Wizard – Link Files Dialog Box

Link File – Navigate to the disk location of the constraints file. Select the constraints file and click **Open**. The constraints file is linked to the Libero Project. Use this option if the constraint file is located and maintained outside of the Libero project.

This dialog box allows the user to continue with an absolute path or choose a relative path for linked files.

Create links relative to the path set in Environment variable – This option requires users to enter an environment variable that has a relative path set to it. Links are created relative to the path set in the environment variable.

Note: If the user selects relative path and provides an Environment variable for the relative path, the user cannot switch to absolute path. Once the environment variable is set, this option becomes read-only in all other link files dialog boxes.

Delete - Remove the selected constraints file from your project. If the constraints file is linked to the Libero project, the link will be removed.

When Add Constraints is completed, click on:

• Finish to complete New Project Creation.




Figure 3-12. Reports Tab (SmartFusion2)

The **Reports** tab displays the result of the New Project creation.

4. Create and Verify Design

Create your design with any or all of the following design capture tools:

- System Builder
- Create SmartDesign
- Create HDL
- Create SmartDesign Testbench (optional, for simulation only)
- Create HDL Testbench (optional, for simulation only)

4.1 System Builder

System Builder is a graphical design wizard that allows you to enter high-level design specifications for SmartFusion2 or IGLOO2.

System Builder takes you through the following steps:

- · Asks basic questions about your system architecture and peripherals
- Builds a correct-by-design complete system

To start System Builder:

- 1. In the Design Flow window, click **System Builder > Run**.
- 2. In the Enter a name for your system dialog box, enter a name.
- 3. Click OK. The System Builder Device Features page appears.

System Builder automatically configures the silicon features you select. To complete the design, add your custom logic or IP and connect them to your System Builder-generated design.

For a complete family-specific explanation of the tool, see the SmartFusion2 System Builder documentation or the IGLOO2 System Builder documentation.

4.2 MSS - SmartFusion2 only

4.2.1 Instantiate a SmartFusion2 MSS in your Design

You can configure peripherals within the SmartFusion2 MSS, such as the ARM[®] Cortex[™]-M3, embedded nonvolatile memory (eNVM), Ethernet MAC, timer, UART, and SPI to suit your needs. The MSS operates standalone without any dependencies on other logic within the device; however, designs that require functionality beyond a standalone MSS are handled by using SmartDesign to add user logic in the SmartFusion2 FPGA fabric.

You can instantiate a Microcontroller Subsystem into your design from the New Project Creation Wizard when you start a new SmartFusion2 project, or from the Design Flow window after you have created a new project.

To instantiate a SmartFusion2 MSS from the New Project Creation Wizard you must enable **Use Design Tool** (under **Design Templates and Creators**) and click to select **SmartFusion2 Microcontroller Subsystem (MSS**) from the list.

If you opted not to use a Design Tool when you created your project, in the Design Flow window expand **Create Design** and double-click **Configure MSS**. This opens the **Add Microcontroller Subsystem** dialog box. Enter your **Design Name** and click **OK** to continue. A SmartDesign Canvas appears with the MSS added to your project; double-click the MSS to view and configure MSS components.

4.2.2 Configure the SmartFusion2 MSS

Documents for specific SmartFusion2 MSS peripherals are available on the Peripheral Documents web page.

The SmartFusion2 Microcontroller Subsystem (MSS) Configurator (as shown in the figure below) contains the elements listed below. Double-click any element in the MSS to configure it; click the check box (if available) to enable or disable it in your design.

MSS ARM[®] Cortex[™]-M3 Peripherals

- MSS CAN
- MSS Peripheral DMA (PDMA)
- MSS GPIO
- MSS I2C
- MSS Ethernet MAC
- MSS DDR Controller (MDDR)
- MSS MMUART
- MSS Real Time Counter (RTC)
- MSS Embedded Nonvolatile Memory (eNVM)
- · MSS SPI
- MSS USB
- MSS Watchdog Timer

Fabric Interfaces

• MSS Fabric Interface Controllers (FICs)

Additional Information

- MSS Cache Controller
- MSS DDR Bridge Controller
- MSS AHB Bus Matrix
- MSS Clocks Configurator (MSS CCC)
- MSS Interrupts Controller
- MSS Reset Controller
- MSS SECDED Configurator
- MSS Security Configurator

The MSS generates a component that is instantiated into your top-level design.




Figure 4-1. Microcontroller Subsystem Configurator

4.2.3 Generate SmartFusion2 MSS Files

See the MSS Configurator help for more information on generating SmartFusion2 MSS files.

Click the **Generate Component** button to create your SmartFusion2 MSS files. The MSS Configurator generates the following files:

- HDL files for the MSS components, including timing shells for synthesis HDL files are automatically managed by the Libero SoC and passed to the Synthesis and Simulation tools.
- EFC File: Contains your eNVM client data The EFC content is included in your final programming file.
- Firmware drivers and memory maps are exported into the <project>\firmware\ directory Libero SoC
 automatically generates a Software IDE project that includes your Firmware drivers. If you are not using a
 software project automatically created by Libero, you can import this directory into your Software IDE project.
- Testbench HDL and BFM script for the MSS design: These files are managed by Libero SoC and automatically passed to the Simulation tool.
- PDC files for the MSS and the top-level design: These files are managed by Libero SoC and automatically integrated during Compile and Layout.

4.3 Create with SmartDesign

4.3.1 About SmartDesign

SmartDesign is a visual block-based design creation/entry tool for the instantiation, configuration and connection of Microchip IPs, user-generated IPs, custom/glue-logic HDL modules. This tool provides a canvas for instantiating and stitching together design objects. The final result from SmartDesign is a design-rule-checked and automatically abstracted synthesis-ready HDL file. A generated SmartDesign can be the entire FPGA design or a component subsystem to be re-used in a larger design.

The following design objects can be instantiated in the SmartDesign Canvas:

- Microchip IP Cores
- User-generated or third-party IP Cores
- HDL design files
- HDL + design files
- Basic macros
- Other SmartDesign components (*.cxf files) generated from SmartDesign in the current Libero SoC project or may be imported from other Libero SoC projects.
- Re-usable design blocks (*.cxz files) published from Libero SoC For more information see the SmartDesign User Guide.

4.3.2 Create New SmartDesign

This SmartDesign component may be the top level of the design or it may be used as a lower level SmartDesign component (after successful generation) in another design.

1. From the **File** menu, choose **New > SmartDesign** or in the Design Flow window or double-click **Create SmartDesign**. The Create New SmartDesign dialog box opens.

Figure 4-2. Create New SmartDesign Dialog Box

🔲 Create New SmartDesign				
ОК	Cancel			

 Enter a name and click OK. The component appears in the Design Hierarchy tab of the Design Explorer. Note: The component name you choose must be unique in your project. For more information, see the SmartDesign User Guide.

4.3.3 Export Component Description(Tcl)

Components such as SmartDesign components, configured cores and HDL+ cores can be separately exported as Tcl with the Export Component Description option. To export a SmartDesign component, configured core or HDL+ core as Tcl, right click the component and choose "Export Component Description(Tcl)" option

Note: The Export Component Description(Tcl) option is not supported for Blocks.

Figure 4-3. Export As TCL option for SmartDesign Component

Dibero - X:\10_docs_review\12.0_Release\pcie_demo_tcl_example\DG0756_PF_PCle_EP\new\p




Figure 4-4. Export Script Dialog Box

Export Script		8 8
Script file: C:\Users\smudunu	ır \Desktop \PCIe_TL_CLK.td	
Help	ОК	Cancel

Click the Browse button to specify the location where you wish to export the Tcl file and then click OK.

4.3.4 Examples

```
Example exported Tcl script for a SmartDesign Component (PCIe TL CLK).
# Creating SmartDesign PCIe TL CLK set sd name {PCIe TL CLK}
create smartdesign -sd name ${sd name}
# Disable auto promotion of pins of type 'pad' auto_promote_pad_pins -promote_all 0
# Create top level Ports
sd create scalar port -sd name ${sd name} -port name {CLK 125MHz} -port direction {IN}
sd create scalar port -sd name ${sd name} -port name {TL CLK} -port direction
{OUT} sd create scalar port -sd name ${sd name} -port name {DEVICE INIT DONE} -
port direction
{OUT}
# Add CLK DIV2 0 instance
sd instantiate component -sd name ${sd name} -component name {CLK DIV2} -instance name
{CLK DIV2 0}
# Add NGMUX 0 instance
sd instantiate component -sd name ${sd name} -component name {NGMUX} -instance name
{NGMUX 0}
# Add OSC 160MHz 0 instance
sd instantiate component -sd name ${sd name} -component name {OSC 160MHz} -
instance name
{OSC 160MHz 0}
# Add PCIe INIT MONITOR 0 instance
sd instantiate component -sd name ${sd name} -component name {PCIe INIT MONITOR} -
instance name {PCIe INIT MONITOR 0}
sd_mark_pins_unused -sd_name ${sd_name} -pin_names {PCIe_INIT_MONITOR_0:FABRIC_POR_N}
sd mark pins unused -sd name ${sd name} -pin names
{PCIe INIT MONITOR 0:USRAM INIT DONE} sd mark pins unused -sd name ${sd name} -
pin names {PCIe INIT MONITOR 0:SRAM INIT DONE} sd mark pins unused -sd name ${sd name}
-pin names {PCIe INIT MONITOR 0:XCVR INIT DONE}
sd mark pins unused -sd name ${sd name} -pin names
{PCIe INIT MONITOR 0:USRAM INIT FROM SNVM DONE}
sd mark pins unused -sd name ${sd name} -pin names
{PCIe INIT MONITOR 0:USRAM INIT FROM UPROM DONE}
sd mark pins unused -sd name ${sd name} -pin names
```

{PCIe_INIT_MONITOR_0:USRAM_INIT_FROM_SPI_DONE} sd_mark_pins_unused -sd_name \${sd_name} -pin_names {PCIe INIT MONITOR 0:SRAM INIT FROM SNVM DONE} sd mark pins unused -sd name \${sd name} -pin names {PCIe INIT MONITOR 0:SRAM INIT FROM UPROM DONE} sd mark pins unused -sd name \${sd name} -pin names {PCIe INIT MONITOR 0:SRAM INIT FROM SPI DONE} sd mark pins unused -sd name \${sd name} -pin names {PCIe INIT MONITOR 0:AUTOCALIB DONE} # Add scalar net connections sd_connect_pins -sd_name \${sd_name} -pin_names {"NGMUX_0:CLK1" "CLK_125MHz" } sd connect pins -sd name \${sd name} -pin names {"CLK DIV2 0:CLK OUT" "NGMUX 0:CLK0" } sd connect pins -sd name \${sd name} -pin names {"PCIe INIT MONITOR 0:DEVICE INIT DONE" "DEVICE INIT DONE" } sd_connect_pins -sd_name \${sd_name} -pin_names {"CLK_DIV2_0:CLK_IN" "OSC 160MHz 0:RCOSC 160MHZ CLK DIV" } sd connect pins -sd name \${sd name} -pin names {"NGMUX 0:SEL" "PCIe INIT MONITOR 0:PCIE INIT DONE" } sd_connect_pins -sd_name \${sd_name} -pin_names {"NGMUX_0:CLK_OUT" "TL_CLK" } # Reenable auto promotion of pins of type 'pad' auto promote pad pins -promote all 1 # Save the smartDesign save smartdesign -sd name \${sd name} # Generate SmartDesign PCIe TL CLK generate component -component name \${sd name} Example exported Tcl script for a System Builder Core(PF_DDR3_SS). # Exporting core PF DDR3 SS to TCL # Create design TCL command for core PF DDR3 SS create and configure core -core vlnv {Actel:SystemBuilder:PF DDR3:2.3.120} component name {PF DDR3 SS} -params {\ "ADDRESS MIRROR: false" \ "ADDRESS ORDERING: CHIP ROW BANK COL" \ "AUTO SELF REFRESH:1" \ "AXI ID WIDTH:6" \ "AXI WIDTH:64" \ "BANKSTATMODULES:4" \ "BANK ADDR WIDTH:3" \ "BURST LENGTH:0" \ "CAS ADDITIVE LATENCY:0" \ "CAS LATENCY:9" \ "CAS WRITE LATENCY:7" \ "CCC PLL CLOCK MULTIPLIER:6" \ "CLOCK DDR:666.666" \ "CLOCK_PLL_REFERENCE:111.111" \ "CLOCK RATE:4" \ "CLOCK USER:166.6665" \ "COL ADDR WIDTH:11" \ "DLL ENABLE:1" \ "DM MODE:DM" \ "DQ DQS GROUP SIZE:8" \ "ENABLE ECC:0" \ "ENABLE INIT INTERFACE:false" "ENABLE LOOKAHEAD PRECHARGE ACTIVATE: false" \ "ENABLE PAR ALERT: false" \ "ENABLE REINIT: false" \ "ENABLE TAG IF: false" \ "ENABLE USER ZQCALIB:false" \ "EXPOSE TRAINING DEBUG IF:false" \ "FABRIC INTERFACE:AXI4" \ "FAMILY:26" \ "MEMCTRLR INST NO:1" \ "MEMORY FORMAT: COMPONENT" \ "MINIMUM READ IDLE:1" \ "ODT ENABLE RD RNK0 ODT0:false" \ "ODT ENABLE RD RNK0 ODT1:false" \ "ODT_ENABLE_RD_RNK1_ODT0:false" \ "ODT_ENABLE_RD_RNK1_ODT1:false" \ "ODT ENABLE WR RNK0 ODT0:true" \

```
"ODT ENABLE WR RNK0 ODT1:false" \ "ODT ENABLE WR RNK1 ODT0:false" \
"ODT_ENABLE_WR_RNK1_ODT1:true" \ "ODT_RD_OFF_SHIFT:0" \ "ODT_RD_ON_SHIFT:0" \
"ODT WR OFF SHIFT:0" \ "ODT WR ON SHIFT:0" \ "OUTPUT DRIVE STRENGTH:RZQ6" \
"PARAM IS FALSE: false" \ "PARTIAL ARRAY SELF REFRESH: FULL" \
"PHYONLY:false" \ "PIPELINE:false" \ "QOFF:0" \ "QUEUE DEPTH:3" \ "RDIMM LAT:0" \
"READ BURST TYPE:SEQUENTIAL" \ "ROW ADDR WIDTH:16" \ "RTT NOM:DISABLED" \ "RTT WR:OFF"
\ "SDRAM NB RANKS:1" \ "SDRAM NUM CLK OUTS:1" \ "SDRAM TYPE:DDR3" \
"SELF REFRESH TEMPERATURE:NORMAL" \ "SHIELD ENABLED:true" \ "SIMULATION MODE:FAST"
\ "TDQS ENABLE:DISABLE" \ "TGIGEN ADD PRESET WIDGET:true" \ "TIMING DH:150" \
"TIMING DQSCK:400" \ "TIMING DQSQ:200" \ "TIMING DQSS:0.25" \ "TIMING DS:75" \
"TIMING DSH:0.2" \ "TIMING DSS:0.2" \ "TIMING FAW:30" \ "TIMING IH:275" \
"TIMING INIT:200" \ "TIMING IS:200" \ "TIMING MODE:0" \ "TIMING MRD:4" \
"TIMING QH:0.38" \ "TIMING QSH:0.38" \ "TIMING RAS:36" \ "TIMING RC:49.5" \
"TIMING_RCD:13.5" \ "TIMING_REFI:7.8" \
"TIMING RFC:350" \ "TIMING RP:13.5" \ "TIMING RRD:7.5" \ "TIMING RTP:7.5"
\ "TIMING WR:15" \ "TIMING WTR:5" \ "TURNAROUND RTR DIFFRANK:1"
\ "TURNAROUND_RTW_DIFFRANK:1" \ "TURNAROUND_WTR_DIFFRANK:1" \
"TURNAROUND WTW DIFFRANK:0" \
"USER POWER DOWN:false" \ "USER SELF REFRESH:false" \ "WIDTH:16" \
"WRITE LEVELING: ENABLE" \ "WRITE RECOVERY: 5" \ "ZQ CALIB PERIOD: 200" \
"ZQ CALIB TYPE:0" \ "ZQ CALIB TYPE TEMP:0" \ "ZQ_CAL_INIT_TIME:512" \
"ZQ CAL L TIME:256" \
"ZQ CAL S TIME:64" } -inhibit configurator 0 # Exporting core PF DDR3 SS to TCL done
Example exported Tcl script for a HDL+ core
# Exporting core pattern gen checker to TCL
# Exporting Create HDL core command for module pattern gen checker create hdl core -
file
{X:/10_docs_review/12.0_Release/pcie_demo_tcl_example/DG0756_PF_PCIe_EP/new/
project/hdl/ PATTERN GEN CHECKER.v} -module {pattern gen checker} -
library {work} -package {}
# Exporting BIF information of HDL core command for module pattern gen checker
Example exported Tcl script for a SgCore(PF TX PLL)
# Exporting core PCIe TX PLL to TCL
# Exporting Create design command for core PCIe TX PLL
create and configure core -core vlnv {Actel:SgCore:PF TX PLL:1.0.115} -component name
{PCIe TX PLL} -params {\ "CORE:PF TX PLL" \ "FAMILY:26" \ "INIT:0x0" \
"PARAM IS FALSE: false" \ "SD EXPORT HIDDEN PORTS: false" \
"TxPLL AUX LOW SEL:true" \ "TxPLL AUX OUT:125" \
"TxPLL CLK 125 EN:true" \ "TxPLL DYNAMIC RECONFIG INTERFACE EN:false" \
"TxPLL EXT WAVE SEL:0" \
"TXPLL FAB LOCK EN: false" \ "TXPLL FAB REF: 200" \ "TXPLL JITTER MODE SEL: 10G Synce
32Bit" \ "TxPLL MODE:NORMAL" \ "TxPLL OUT:2500.000" \
"TxPLL REF:100" \ "TxPLL SOURCE:DEDICATED" \ "TxPLL SSM DEPTH:0" \
"TxPLL SSM DIVVAL:1" \
"TxPLL SSM DOWN SPREAD:false" \ "TxPLL SSM FREQ:64" \ "TxPLL SSM RAND PATTERN:0" \
"VCOFREQUENCY:1600" } -inhibit configurator 1 # Exporting core PCIe TX PLL to TCL done
```

4.3.5 Hierarchical Export Component Description (Tcl)

This option exports the complete design and its subcomponents to Tcl. When this option is executed on a SmartDesign, it iterates through all the instances and gathers information about the pins, groups, and nets present in the SmartDesign. All the Tcl scripts generated are exported to a folder, which is selected by the user when the Hierarchical Export Component Description (Tcl) option is executed.

Figure 4-5. Export Script for Hierarchical Export Description (Tcl)

Export Script		?	\times
Script file: C:/Users/Desktop/tcl			
Help	ОК	Can	cel

This exported folder consists of the following files and subfolders.

- Subfolders
 - HDL folder consists of all the imported HDL source files.
 - Stimulus folder consists of all the imported HDL stimulus files.
 - Components folder contains all the Tcl files of the components used in the SmartDesign.
- Files
 - hdl source.tcl contains the tcl for imported and linked files.
 - <component> recursive.tcl this is the top level tcl used to recreate the design.
 - Un_Supported_Cores_List.txt this file consists of all the cores where the export function cannot be performed.

User can run this option by right clicking on the desired component for which the information needs to be exported in Tcl in the Design/Stimulus Hierarchy.

Figure 4-6. Hierarchical Export Component Description (Tcl) Option After Right-Clicking a Component

	Components T I I ? 🗞 I - TVS_Demo reș I - Componen I - Synthesize
🕀 🗃 work	TV
SD TVS_Demo Core_UART (COREUART_v5.6.1(Open Component
■ INIT MONITOR (PF INIT MONI	
PF_RESET (CORERESET_PF_v2.1	Export Component Description(Tcl)
TVS_IP (PF_TVS_v1.0.106)	
E TVS_to_UART (TVS_to_UART.v)	Hierarchical Export Component Description(Tcl)
FIFO (COREFIFO_v2.7.105)	Rename Component
Clock_gen (PF_CCC_v1.0.115)	
User HDL Source Files	Open HDL File
🗈 🗀 Components	Check HDL File
	Create I/O Constraint from Module
	Create Testbench
	Delete
	Copy File Path
1	Show Module Parameters
Design Flow Design Hierarchy Stimulus Hierarchy	Export Parameter Report
og	Properties
🔳 Messages 🔞 Errors 🗼 Warnings 🏮 Info	Show Module

The following figure shows the files getting exported to the desired folder.

^					
Name	Date modified	Туре	S	ize	
components	7/16/2020 2:47 AM	File folder			
📕 hdl	7/16/2020 2:47 AM	File folder			
stimulus	7/16/2020 2:47 AM	File folder			
Mal_source	7/16/2020 2:47 AM	TCL File		1	KB
TVS_Demo_recursive	7/16/2020 2:47 AM	TCL File		1	KB

Figure 4-7. Files and Subfolders Generated in the Exported Folder

Limitations:

Hierarchical Export Component Description (Tcl) support is not available for Blocks.

Messages:

The tool generates the following messages in the log window:

- "Error: Please check the permission of the specified folder." If the folder specified by the user is not writable.
- "Error: Unable to Export Component 'top' to path"- If the export is unsuccessful.
- "Info: Component 'top' exported successfully to path" If the export is successful.

4.3.6 Generating a SmartDesign Component

Before your SmartDesign component can be used by downstream processes, such as synthesis and simulation, you must generate it.

Click the Generate button to generate a SmartDesign component



This will generate a HDL file in the directory <libero project>/components/<library>/<yourdesign>.

Note: The generated HDL file will be deleted when your SmartDesign design is modified and saved to ensure synchronization between your SmartDesign component and its generated HDL file.

Generating a SmartDesign component may fail if there are any <u>DRC errors</u>. DRC errors must be corrected before you generate your SmartDesign design.

If the ports of a sub-design have changed, then the parent SmartDesign component will be annotated with the icon

🥙 in the Design Hierarchy tab of the Design Explorer.

4.4 Create Core from HDL

You can instantiate any HDL module and connect it to other blocks inside SmartDesign. However, there are situations where you may want to extend your HDL module with more information before using it inside SmartDesign.

- If you have an HDL module that contains configurable parameters or generics.
- If your HDL module is intended to connect to a processor subsystem and has implemented the appropriate bus
 protocol, then you can add a bus interface to your HDL module so that it can easily connect to the bus inside of
 SmartDesign.

4.4.1 To create a core from your HDL:

- 1. Import or create a new HDL source file; the HDL file appears in the Design Hierarchy.
- 2. Select the HDL file in the Design Hierarchy and click the HDL+ icon or right-click the HDL file and choose Create Core from HDL.

The **Edit Core Definition – Ports and Parameters** dialog appears. It shows you which ports and parameters were extracted from your HDL module.

3. Remove parameters that are not intended to be configurable by selecting them from the list and clicking the X icon. Remove parameters that are used for internal variables, such as state machine enumerations. If you removed a parameter by accident, click **Re-extract ports and parameters from HDL file** to reset the list so it matches your HDL module.

Edit Core Definition - Ports and Pa		? X
HDL: C:\Documents and Settings\tarleyc Module: MyAPB_Adder Extracted Ports PRESETN PADDR(4:0] PSEL PENABLE PWRITE PWRITE PWRITE PWRITE PWRATA[7:0] PWRATA[7:0] PWRATA[7:0] PSLVERR TIN_A[15:0] RESULT[15:0] OYERPLOW	IDesktopifarleyc_Actelor()soc_10sp1_cc_hdlihdli/MyAPB_Adder. Extracted Parameters WIDTH SIZE APB_SIZE FIFIO_ENABLE COUNTER_ENABLE	× X
Help	Re-extract ports and par. Add/Edt bus interfaces OK	ameters from HDL

Figure 4-8. Edit Core Definition - Ports and Parameters Dialog Box

4. (Optional) Click Add/Edit Bus Interfaces to add bus interfaces to your core.

After you have specified the information, your HDL turns into an HDL+ icon in the Design Hierarchy. Click and drag your HDL+ module from the Design Hierarchy to the **Canvas**.

If you added bus interfaces to your HDL+ core, then it will show up in your SmartDesign with a bus interface pin that can be used to easily connect to the appropriate bus IP core.

Figure 4-9. HDL+ Instance and Configuration Dialog Box

	🔀 Configuring MyAPB_Adder_0 (MyAPB 🗖 🗖 🗙
T and the second	Configuration
MyAPB_Adder_0	WIDTH: 16
PCLK RESULT[15:0]	SIZE: 200
■ IN_A[15:0] ■ IN_B[15:0] ● ● ●	APB_SIZE: 1
	FIFO_ENABLE: 0
	Help OK Cancel

If your HDL+ has configurable parameters then double-clicking the object on the Canvas (or right-click and select **Configure**) invokes a configuration dialog that enables you to set these values. On generation, the specific configuration values per instance are written out to the SmartDesign netlist.

You can right-click the instance and choose **Modify HDL** to open the HDL file inside the text editor.

4.4.2 Edit Core Definition

You can edit your core definition after you created it by selecting your HDL+ module in the design hierarchy and clicking the HDL+ icon.

4.4.3 Remove Core Definition

You may decide that you do not want or need the extended information on your HDL module. You can convert it back to a regular HDL module. To do so, right-click the HDL+ in the Design Hierarchy and choose **Remove Core Definition**. After removing your definition, your instances in your SmartDesign that were referencing this core must be updated. Right-click the instance and choose **Replace Component for Instance**.

4.5 Designing with HDL

4.5.1 Create HDL

Create HDL opens the HDL editor with a new VHDL or Verilog file. Your new HDL file is saved to your /hdl directory; all modules created in the file appear in the Design Hierarchy.

You can use VHDL and Verilog to implement your design.

To create an HDL file:

- 1. In the Design Flow window, double-click **Create HDL**. The Create new HDL file dialog box opens.
- 2. Select your **HDL Type**. Choose whether or not to **Initialize file with standard template** to populate your file with default headers and footers. The HDL Editor workspace opens.
- 3. Enter a **Name**. Do not enter a file extension; Libero SoC adds one for you. The filename must follow Verilog or VHDL file naming conventions.
- 4. Click OK.

After creating your HDL file, click the **Save** button to save your file to the project.

4.5.2 Using the HDL Editor

The HDL Editor is a text editor designed for editing HDL source files. In addition to regular editing features, the editor provides keyword highlighting, line numbering, and a syntax checker.

You can have multiple files open at one time in the HDL Editor workspace. Click the tabs to move between files.

Editing

Right-click inside the HDL Editor to open the Edit menu items. Available editing functions include cut, copy, paste, Go to line, Comment/Uncomment Selection and Check HDL File. These features are also available in the toolbar.

Word Wrap mode and font size change options have been added in Libero SoC v12.5.

By default, the word wrap mode will be disabled. The user must right click in the editor and select the Word Wrap:OFF option to enable Word Wrap mode for the file which changes the Word Wrap option to Word Wrap:ON. To disable the Word Wrap mode, user can follow a similar approach by selecting Word Wrap:ON option which later changes the option to Word Wrap:OFF.

The user can increase or decrease the font size of the text in the editor by right clicking in editor and selecting the Increase Font or Decrease Font option.

Saving

You must save your file to add it to your Libero SoC project. Select **Save** in the File menu, or click the **Save** icon in the toolbar.

Printing

Print is available from the File menu and the toolbar.

Note: To avoid conflicts between changes made in your HDL files, Microchip recommends that you use one editor for all of your HDL edits.

4.5.3 HDL Syntax Checker

To run the syntax checker:

In the **Files** list, double-click the HDL file to open it. Right-click in the body of the HDL editor and choose **Check HDL File**.

The syntax checker parses the selected HDL file and looks for typographical mistakes and syntactical errors. Warning and error messages for the HDL file appear in the Libero SoC Log Window.

4.5.4 Commenting Text

You can comment text as you type in the HDL Editor, or you can comment out blocks of text by selecting a group of text and applying the Comment command.

To comment or uncomment out text:

- 1. Type your text.
- 2. Select the text.
- 3. Right-click inside the editor and choose Comment Selection or Uncomment Selection.

4.5.5 Find

In the File menu, choose **Find** and the Find dialog box appears below the Log/Message window. You can search for a whole word or part of a word, with or without matching the case.

You can search for:

- Match Case
- Match whole word
- Regular Expression

The Find to Replace function is also supported.

4.5.6 Column Editing

Column Editing is supported. Press ALT+click to select a column of text to edit.

4.5.7 Importing HDL Source Files

To import an HDL source file:

- 1. In the Design Flow window, right-click **Create HDL** and choose **Import Files**. The Import Files window appears.
- 2. Navigate to the drive/folder that contains the HDL file.
- Select the file to import and click **Open**.
 Note: SystemVerilog (*.sv), Verilog (*.v) and VHDL (*.vhd/*.vhdl) files can be imported.

4.5.8 Mixed-HDL Support in Libero SoC

You must have ModelSim ME Pro to use mixed HDL in the Libero SoC. You must also have Synplify Pro to synthesize a mixed-HDL design.

When you <u>create a project</u>, you must select a preferred language. The HDL files generated in the flow (such as the post-layout netlist for simulation) are created in the preferred language.

The language used for simulation is the same language as the last compiled testbench. (For example, if tb_top is in Verilog, <fam>.v is compiled.)

If your preferred language is Verilog, the post-synthesis and post-layout netlists are in Verilog 2001.

4.5.9 HDL Testbench

You can create a HDL Testbench by right-clicking a SmartDesign in the Design Hierarchy and choosing **Create Testbench > HDL**.

HDL Testbench automatically instantiates the selected SmartDesign into the Component.

You can also double-click **Create HDL Testbench** to open the Create New HDL Testbench dialog box. The dialog box enables you to create a new testbench file and gives you the option to include standard testbench content and your design data.

4.5.10 HDL Type

Set your HDL Type: Verilog or VHDL for the testbench.

4.5.11 Name

Specify a testbench file name. A *.v or a *.vhd file is created and opened in the HDL Editor.

4.5.12 Clock Period (ns)

Enter a clock period in nanoseconds (ns) for the clock to drive the simulation. The default value is 100 ns (10 MHz). Libero creates in the testbench a SYSCLK signal with the specified frequency to drive the simulation.

Set as Active Stimulus sets the HDL Testbench as the stimulus file to use for simulations. The active stimulus file/testbench is included in the run.do file that Libero generates to drive the simulation. Setting one testbench as the Active Stimulus is necessary when there are multiple testbenches in the stimulus hierarchy.

Initialize with Standard Template adds boilerplate for a minimal standard test module. This test module does not include an instantiation of the root module under test.

Instantiate Root Design Creates a test module that includes an instance of the root module under test, and clocking logic in the test module which drives the base clock of the root module under test.

Figure 4-10. Create New HDL Testbench File Dialog Box

Create Ne	ew HDL Testbench File	×
HDL Type		
Verilog		
Name:		
Clock Period (ns) :	100	
✓ Initialize file wit	h standard template	
✓ Instantiate Root	Design	
Set as Active St	imulus	
Help	Cancel 🖉 🖉	ĸ

Create and Verify Design

Figure 4-11. HDL Testbench Example - VHDL, Standard Template and Root Design Enabled

```
2 -- Company: <Name>
3 ---
4 -- File: hdl_testbench_1.vhd
5 -- File history:
6 ---
         <Revision number>: <Date>: <Comments>
7 ---
          <Revision number>: <Date>: <Comments>
8 ---
         <Revision number>: <Date>: <Comments>
9 ---
10 -- Description:
11 ---
12 -- <Description here>
13 ---
14 -- Targeted device: <Family::SmartFusion> <Die::A2F200M3F> <Package::484 FBGA>
15 -- Author: <Name>
16 ---
17 ----
               18
19
20 library iese;
21 use ieee.std_logic_1164.all;
22
23 entity hdl_testbench_l is
24 end hdl testbench 1;
25
26 architecture behavioral of hdl_testbench_l is
27
28
      constant SYSCLK PERIOD : time := 100 ns;
29
30
      signal SYSCLK : std_logic := '0';
31
      signal NSYSRESET : std_logic := '0';
32
33
      component test_mss
34
         -- ports
35
         port (
36
              -- Inputs
37
              UART_1_RXD : in std_logic;
38
              UART 0 RXD : in std logic;
39
              SPI 1 DI : in std logic;
40
              SPI 0 DI : in std logic;
41
              MAC CRSDV : in std logic;
42
43
44
45
              MAC RXER : in std logic;
              MSS_RESET_N : in std_logic;
              CLKA_PAD : in std_logic;
              CLKC_PAD : in std_logic;
46
              MAC_RXD : in std_logic_vector(1 downto 0);
47
```


4.6 Designing with Block Flow

For information about designing with Block Flow, see <u>Designing with Blocks for Libero SoC Enhanced Constraint</u> Flow.

4.7 Viewing Configured Components and SmartDesigns in a Project

Libero SoC supports the Components view that lists all the configured components and SmartDesigns in a project. To open the view, click **View > Windows > Components**. Follow the same procedure to close the Components view.

Figure 4-12. Opening the Components View



When you open the Components view, it appears as a tab in the left-side area of the Libero SoC and lists all configured components and SmartDesigns in the project. If you open the Components view when a project is not open, the tab is displayed as blank.

Figure 4-13. Example of the Components View

Name	Vendor	Library	Core Name	Version	Date generated
🗄 📴 ddr_x1_clock_delay	Microsemi	cionaly	onertaine	version	12-04-2020 14:56:40
with the second se	Microsemi				12-04-2020 14:52:3
DE PE CCC CO	Microsemi	SaCore	PF_CCC	2.2.100	12-04-2020 14:40:44
PF_IOD_GENERIC_RX_C0	Microsemi	SystemBuilder	PF_IOD_GENERIC_RX	2.1.101	12-04-2020 14:55:22
DF_IOD_OCTAL_DDR_C0	Microsemi	SystemBuilder	PF_IOD_OCTAL_DDR	2.0.101	12-04-2020 14:51:48
🖶 🖳 PF_IO_C0	Microsemi	SgCore	PF_IO	1.0.104	12-04-2020 14:41:54
😐 🔤 pll_feedback	Microsemi				12-04-2020 14:43:14
🖻 🖳 sll_hbmc_axi_top_ms_C0	Microsemi	Solutions	sll_hbmc_axi_top_ms	1.0.206	12-04-2020 14:47:53
🗄 📴 top	Microsemi				12-04-2020 14:57:37

Right-clicking a component in the Components view tab displays a menu that is similar to the one that appears when you right-click entries in the Components section of the Design Hierarchy.

Figure 4-14. Right-Click Menu in Components View

🗉 📴 ddr_x1_clock_delay		Library	Core Nam
🖶 💁 hyperbus	Microsem		-
 PF_CCC_C0 PF_IOD_GENERIC_RX_C PF_IOD_OCTAL_DDR_C PF_IO_C0 SP pll_feedback II sll_hbmc_axi_top_ms_C S0 top 	Export Cor Replace Co	i ponent Component mponent Descriptio omponent Version omponent	
	Copy File F	Path	

HDL source files present at various levels in <project>/Component/work/<core_name>/ appear under HDL Source Files.

Figure 4-15. Example of HDL Source Files



- + HDL source files for all Synthesis and Simulation tools
 - D:/run_output/en_on_g5_delay_example/component/work/PF_CCC_C0/PF_CCC_C0_0/PF_CCC_C0_PF_CCC_C0_0_PF_CCC_v D:/run_output/en_on_g5_delay_example/component/work/PF_CCC_C0/PF_CCC_C0_0/pll_ext_feedback_mode_soft_logic.v
 - D:/run_output/en_on_q5_delay_example/component/work/PF_CCC_C0/PF_CCC_C0.v

The Vendor, Library, CoreName, and Version columns show the appropriate information.

The timestamp shown for **Generation** appears in the **Date Generated** column and gets updated when the component gets regenerated.

4.8 Verify Pre-Synthesized Design - RTL Simulation

To perform pre-synthesis simulation, double-click **Simulate** under Verify Pre-Synthesized Design in the Design Flow window. Alternatively, in the Stimulus Hierarchy right-click the testbench and choose **Simulate Pre-Synth Design > Run**.

If you want to perform pre-layout simulation with the post-synthesized netlist, in the Design Flow window, under Verify Post-Synthesized Implementation, double-click **Generate Simulation File** and then double-click **Simulate**.

The default tool for RTL simulation in Libero SoC is ModelSim[™] ME Pro or ModelSim ME. ModelSim ME works with all levels of Libero SoC license (Eval, Silver, Gold and Platinum) whereas ModelSim Pro ME works with all levels of Libero SoC license except Silver.

ModelSim ME and ModelSim ME Pro are custom editions of ModelSim PE that are integrated into Libero SoC's design environment. ModelSim for Microchip is an OEM edition of Mentor Graphics ModelSim tools. ModelSim ME Pro supports mixed VHDL, Verilog, and SystemVerilog simulation but ModelSim ME does not. Both ModelSim editions only work with Microchip simulation libraries and they are supported by Microchip.

Other editions of ModelSim are supported by Libero SoC. To use other editions of ModelSim, do not install ModelSim ME from the Libero SoC media.

Note: ModelSim for Microchip includes online help and documentation. After starting ModelSim, click the *Help* menu.

See the following topics for more information on simulation in Libero SoC:

- Simulation Options
- Selecting a Stimulus File for Simulation
- Selecting additional modules for simulation
- Performing Functional Simulation

4.8.1 **Project Settings: Simulation - Options and Libraries**

Using this dialog box, you can set change how Libero SoC handles Do files in simulation, import your own Do files, set simulation run time, and change the DUT name used in your simulation. You can also change your library mapping.

To access this dialog box, from the **Project** menu choose **Project Settings** and click to expand **Simulation options** or **Simulation libraries**.

For **Simulation options** click the option you wish to edit: **DO file**, **Waveforms**, **Vsim commands**, **Timescale**. For **Simulation libraries** click on the library you wish to change the path for.

Figure 4-16. Project Settings: DO File>

Device selection Device settings	Use automatic DO file			Save
Design flow	Simulation runtime:	1000ns		Restore Default
Analysis operating conditions Simulation options	Testbench module name:	estlench		
DO file	Top level instance name:	<top>_0</top>		
Waveforms Vsim commands	Generate VCD file			
Timescale	VCD file name:	oower, vcd		
Simulation libraries SmartFusion2	User defined DO file:			
Similar of Ostoria.	DO command parameters:		()	

4.8.2 DO file

- Use automatic DO file Select whether you want the Project Manager to automatically create a DO file that will enable you to simulate your design.
- **Simulation Run Time** Specify how long the simulation should run. If the value is 0, or if the field is empty, there will not be a run command included in the run.do file.
- **Testbench module name** Specify the name of your testbench entity name. Default is "testbench," the value used by WaveFormer Pro.
- **Top Level instance name** Default is <top_0>, the value used by WaveFormer Pro. The Project Manager replaces <top> with the actual top level macro when you run simulation(presynth/postsynth/postlayout).
- Generate VCD file Click the check box to generate a VCD file.
- VCD file name Specifies the name of your generated VCD file. The default is power.vcd; click power.vcd and type to change the name.
- User defined DO file Enter the DO file name or click the browse button to navigate to it.
- **DO command parameters -** Text in this field is added to the DO command.

4.8.3 Waveforms

- Include DO file Including a DO file enables you to customize the set of signal waveforms that will be displayed in ModelSim.
- Display waveforms for You can display signal waveforms for either the top-level testbench or for the design
 under test. If you select top-level testbench then Project Manager outputs the line 'addwave
 /testbench/*' in the DO file run.do. If you select DUT then Project Manager outputs the line 'add wave

/testbench/DUT/*' in the run.do file.

• Log all signals in the design - Saves and logs all signals during simulation.

4.8.4 Vsim Commands

- Post-layout simulation only:
 - **SDF timing delays -** Select Minimum (Min), Typical (Typ), or Maximum (Max) timing delays in the backannotated SDF file.
 - Disable Pulse Filtering during SDF-based Simulations When the check box is enabled the +pulse_int_e/1 +pulse_int_r/1 +transport_int_delays switch is included with the vsim command for post-layout simulations; the check box is disabled by default.
- **Resolution** The default is family-specific (review the dialog box for your default setting), but you can customize it to fit your needs. Some custom simulation resolutions may not work with your simulation library. For more information about how to work with your simulation library and detect infinite zero-delay loops caused by high resolution values, see your simulation help.

Table 4-1. Matching Families with Default Resolutions

Family	Default Resolution
SmartFusion2	1 fs
IGLOO2	1 ps
RTG4	1 ps

- Additional options Text entered in this field is added to the vsim command.
 - SRAM ECC Simulation (RTG4) Two options can be added to specify the simulated error and correction probabilities of all ECC SRAMs in the design.
 - -gERROR PROBABILITY=<value>, where 0 <= value <= 1
 - -gCORRECTION PROBABILITY=<value>, where 0 <= value <= 1
 - During Simulation, the SB_CORRECT and DB_DETECT flags on each SRAM block will be raised based on generated random numbers being below the specified<value>s.

4.8.5 Timescale

- **Time Unit** Enter a value and select s, ms, us, ns, ps, or fs from the pull-down list, which is the time base for each unit. The default setting is ns.
- Precision Enter a value and select s, ms, us, ns, ps, or fs from the pull-down list. The default setting is ps.

4.8.6 Simulation Libraries

- Restore Defaults- Sets the library path to default from your Libero SoC installation.
- Library path Enables you to change the mapping for your simulation library (both Verilog and VHDL). Type the pathname or click the Browse button to navigate to your library directory.

4.8.7 Selecting a Stimulus File for Simulation

Before running simulation, you must associate a testbench. If you attempt to run simulation without an associated testbench, the Libero SoC Project Manager asks you to associate a testbench or open Model*Sim* without a testbench.

To associate a stimulus:

- 1. Run simulation or in the Design Flow window under Verify Pre-Synthesized Design right-click **Simulate** and choose **Organize Input Files > Organize Stimulus Files**. The Organize Stimulus Files dialog box appears.
- 2. Associate your testbench(es):

In the Organize Stimulus Files dialog box, all the stimulus files in the current project appear in the Source Files in the Project list box. Files already associated with the block appear in the Associated Source Files list box.

In most cases you will only have one testbench associated with your block. However, if you want simultaneous association of multiple testbench files for one simulation session, as in the case of PCI cores, add multiple files to the Associated Source Files list.

- To add a testbench: Select the testbench you want to associate with the block in the Source Files in the Project list box and click Add to add it to the Associated Source Files list.
- To remove a testbench: To remove or change the file(s) in the Associated Source Files list box, select the file(s) and click Remove.
- **To order testbenches**: Use the up and down arrows to define the order you want the testbenches compiled. The top level-entity should be at the bottom of the list.
- 3. When you are satisfied with the Associated Source Files list, click OK.

4.8.8 Selecting Additional Modules for Simulation

Libero SoC passes all the source files related to the top-level module to simulation. If you need additional modules in simulation, perform the following procedure:

 In the Design Flow window, right-click Simulate and choose Organize Input Files > Organize Source Files. The Organize Files for Simulation dialog box appears. 2. Select the HDL modules you want to add from the Simulation Files in the Project list and click **Add** to add them to the **Associated Stimulus Files** list.

4.8.9 Performing Functional Simulation

To perform functional simulation:

- 1. Create your testbench.
- 2. Right-click Simulate (in the Design Flow window, Implement Design > Verify Post-Synthesis Implementation > Simulate) and choose Organize Input Files > Organize Simulation Files from the right-click menu. In the Organize Files for Source dialog box, all the stimulus files in the current project appear in the Source Files in the Project list box. Files already associated with the block appear in the Associated Source Files list box.

In most cases you will only have one testbench associated with your block. However, if you want simultaneous association of multiple testbench files for one simulation session, as in the case of PCI cores, add multiple files to the Associated Source Files list.

- To add a testbench: Select the testbench you want to associate with the block in the Source Files in the Project list box and click Add to add it to the Associated Source Files list.
- **To remove a testbench**: To remove or change the file(s) in the Associated Source Files list box, select the file(s) and click **Remove**.
- 3. When you are satisfied with the Associated Simulation Files list, click **OK**.
- 4. To start ModelSim ME, right-click **Simulate** in the Design Hierarchy window and choose **Open Interactively**. ModelSim starts and compiles the appropriate source files. When the compilation completes, the simulator runs for 1 [□]s and the Wave window opens to display the simulation results.
- 5. Scroll in the Wave window to verify that the logic of your design functions as intended. Use the zoom buttons to zoom in and out as necessary.
- 6. From the **File** menu, select **Quit**.

4.8.10 Performing DirectCore Functional Simulation

Libero SoC overwrites all the existing files of the Core when you import a DirectCore project (including testbenches). Save copies of your project stimulus files with new names if you wish to keep them.

You must import a DirectCore BFM file into the Libero SoC in order to complete functional simulation (the BFM is a stimulus file that you can edit to extend the testbench). VEC files are generated automatically from the BFM when you run ModelSim.

The SoC Project Manager overwrites your BFM file if you re-import your project. Edit and save your BFM outside the Libero SoC project to prevent losing your changes. After you re-import your DirectCore project, you can import your modified BFM again.

To perform functional simulation of a DirectCore project:

- 1. Right-click a stitched module of the DirectCore project and select **Set as root**.
- To start ModelSim ME, right-click Simulate in the Design Hierarchy window and choose Open Interactively. ModelSim starts and compiles the appropriate source files. When the compilation completes, the simulator runs for 1 □s and the Wave window opens to display the simulation results.
- 3. Scroll in the Wave window to verify that the logic of your design functions as intended. Use the zoom buttons to zoom in and out as necessary.
- 4. From the **File** menu, select **Quit**.

5. Libero SoC Constraint Management

When designing FPGAs, constraint files are as important as design source files. Constraint files are used throughout the FPGA design process to guide FPGA tools to achieve the timing and power requirements of the design. For the synthesis step, SDC timing constraints set the performance goals, while non-timing FDC constraints guide the synthesis tool for optimization. For the Place-and-Route step, SDC timing constraints guide the tool to achieve the timing requirements whereas Physical Design Constraints (PDC) guide the tool for optimized placement and routing (Floorplanning). For Static Timing Analysis, SDC timing constraints set the timing requirements and design-specific timing exceptions for static timing analysis.

Libero SoC provides the Constraint Manager as the cockpit to manage your design constraint needs. This is a single centralized graphical interface for you to create, import, link, check, delete, and edit design constraints, and associate the constraint files to design tools in the Libero SoC environment. The Constraint Manager allows you to manage constraints for SynplifyPro synthesis, Libero SoC Place-and- Route and the SmartTime Timing Analysis throughout the design process.

5.1 Invocation of Constraint Manager from the Design Flow Window

After project creation, double-click Manage Constraints in the Design Flow window to open the Constraint Manager.





Figure 5-1. Constraint Manager

5.2 Libero SoC Design Flow

The Constraint Manager is Libero SoC's single centralized Graphical User Interface for managing constraints files in the design flow.

Libero SoC[®] v2021.1 Libero SoC Constraint Management





5.3 Introduction to Constraint Manager

5.3.1 Synthesis Constraints

The Constraint Manager manages these synthesis constraints and passes them to SynplifyPro:

- Synplify Netlist Constraint File (*.fdc)
- Compile Netlist Constraint File (*.ndc)
- SDC Timing Constraints (*.sdc)
- Derived Timing Constraints (*.sdc)

5.3.2 Synplify Netlist Constraints (*.fdc)

These are non-timing constraints that help SynplifyPro optimize the netlist. From the Constraint Manager Netlist Attribute tab import (**Netlist Attributes > Import**) an existing FDC file or create a new FDC file in the Text Editor

(Netlist Attributes > New > Create New Synplify Netlist Constraint). After the FDC file is created or imported, click the check box under synthesis to associate the FDC file with Synthesis.

5.3.3 Compile Netlist Constraints (*.ndc)

These are non-timing constraints that help Libero SoC optimize the netlist by combining I/Os with registers. I/Os are combined with a register to achieve better clock-to-out or input-to-clock timing. From the Constraint Manager Netlist Attribute tab import (Netlist Attributes > Import) an existing NDC file or create a new NDC file in the Text Editor (Netlist Attributes > New > Create New Compile Netlist Constraint). After the NDC file is created or imported, click the check box under synthesis to associate the NDC file with Synthesis.

5.3.4 SDC Timing Constraints (*.sdc)

These are timing constraints to guide SynplifyPro to optimize the netlist to meet the timing requirements of the design. From the Constraint Manager Timing tab, import (**Timing > Import**) or create in the Text Editor (**Timing > New**) a new SDC file. After the SDC file is created or imported, click the check box under synthesis to associate the SDC file with Synthesis.

After the synthesis step, you may click **Edit with Constraint Editor > Edit Synthesis Constraints** to edit existing constraints or add new SDC constraints.

5.3.5 Derived Timing Constraints (*.sdc)

These are timing constraints Libero SoC generates for IP cores used in your design. These IP cores, available in the Catalog, are family/device-dependent. Once they are configured, generated and instantiated in the design, the Constraint Manager can generate SDC timing constraints based on the configuration of the IP core and the component SDC. From the Constraint Manager Timing tab, click Derive Constraints to generate the Derived Timing Constraints (*.sdc). Click the *derived_constraints.sdc file to associate it with synthesis.

5.3.6 Place and Route Constraints

The Constraint Manager manages these constraints for the Place-and-Route step:

- I/O PDC Constraints (*io.pdc)
- Floorplanning PDC Constraints (*fp.pdc)
- Timing SDC constraint file (*.sdc)

5.3.7 I/O PDC Constraints

These are I/O Physical Design Constraints in an *io.pdc file. From the Constraint Manager I/O Attribute tab, you may import (I/O Attributes > Import) or create in the Text Editor (I/O Attributes > New) an *io.pdc file.

Click the check box under Place and Route to associate the file with Place and Route.

5.3.8 Floorplanning PDC Constraints

These are floorplanning Physical Design Constraints in a *fp.pdc file. From the Constraint Manager Floor Planner tab, you may import (Floor Planner > Import) or create in the Text Editor (Floor Planner > New) a *fp.pdc file. Click the check box under Place and Route to associate the file with Place and Route.

5.3.9 Timing SDC Constraint file (*.sdc)

These are timing constraint SDC files for Timing-driven Place and Route. From the Constraint Manager Timing tab, you may import (**Timing > Import**) or create in the Text Editor (**Timing > New**) a timing SDC file. Click the check box under Place and Route to associate the SDC file with Place and Route. This file is passed to Timing- driven Place and Route (**Place and Route > Configure Options > Timing Driven**).

5.3.10 Timing Verifications Constraints

The Constraint Manager manages the SDC timing constraints for Libero SoC's SmartTime, which is a Timing Verifications/Static Timing analysis tool. SDC timing constraints provide the timing requirements (e.g. create_clock and create_generated_clock) and design-specific timing exceptions (e.g. set_false_path and set_multicycle_path) for Timing Analysis.

From the Constraint Manager Timing tab, you may import (**Timing > Import**) or create in the Text Editor (**Timing > New**) a SDC timing file. Click the check box under Timing Verifications to associate the SDC timing constraints file with Timing Verifications.

Note: You may have the same set of SDC Timing Constraints for Synthesis, Place and Route and Timing Verifications to start with in the first iteration of the design process. However, very often and particularly when the design is not meeting timing requirements you may find it useful in subsequent iterations to have different sets of Timing SDC files associated with different tools. Take for example; you may want to change/modify the set of SDC timing constraints for Synthesis or Place and Route to guide the tool to focus on a few critical paths. The set of SDC timing constraints associated with Timing Verifications can remain unchanged.

The Constraint Manager lets you associate/dis-associate the constraint files with the different tools with a mouse click.

5.3.11 Constraint Manager Components

The Constraint Manager has four tabs, each corresponding to a constraint type that Libero SoC supports:

- I/O Attributes
- Timing
- Floor Planner
- Netlist Attribute

Clicking the tabs displays the constraint file of that type managed in the Libero SoC project.

5.3.12 Constraint File and Tool Association

Figure 5-3. Constraint File and Tool Association

New	Import	Link	Edit with Constrain	t Editor 🔻	Check Check Check	ints Constraint Coverage 🔻	Help	†
			Synthesis	Place a	nd Route Timing Verification			
:onstraint/u	ser.sdc		7	~	~			
onstraint/m	nytiming2.sdc			×	×			
onstraint/m	nyuser1.sdc		*	~				

Each constraint file can be associated/dis-associated with a design tool by checking and unchecking the check box corresponding to the tool and the constraint file. When associated with a tool, the constraint file is passed to the tool for processing.

Note: Libero SoC's Design Flow window displays the state the tool is in. A green check mark 🌌 indicates

successful completion. A warning icon indicates invalidation of the state because the input files for the tool have changed since the last successful run. Association of a new constraint file with a tool or dis-association of an existing constraint file with a tool invalidates the state of the tool with which the constraint file is associated.

All Constraint files except Netlist Attributes can be opened, read, and edited by Interactive Tools invoked from the Constraint Manager directly. The Interactive Tools are:

- I/O Editor
- Chip Planner
- Constraint Editor

Constraint Type	Constraint File Extension	Location inside Project	Associated with Design Tool	Interactive Tool (For Editing)
I/O Attributes	PDC (*.pdc)	<proj>\constraints\io*.pdc</proj>	Place and Route	I/O Editor
Floorplanning	PDC (*.pdc)	<proj>\constraints\fp*.pdc</proj>	Place and Route	Chip Planner
Timing	SDC (*.sdc)	<proj>\constraints*.sdc</proj>	Synthesis, Place and Route, Timing Verification	Constraint Editor

continued				
Constraint Type	Constraint File Extension	Location inside Project	Associated with Design Tool	Interactive Tool (For Editing)
Netlist Attributes	FDC (*.fdc)	<proj>\constraints*.fdc</proj>	Synthesis	n/a
	NDC (*.ndc)	<proj>\constraints*.ndc</proj>	Synthesis	n/a

5.3.13 Derive Constraints in Timing Tab

The Constraint Manager can generate timing constraints for IP cores used in your design. These IP cores, available in the Catalog, are family/device-dependent. Once they are configured, generated, and instantiated in your design, the Constraint Manager can generate SDC timing constraints based on the configuration of the IP core and the component SDC. A typical example of an IP core for which the Constraint Manager can generate SDC timing constraints is the IP core for Clock Conditioning Circuitry (CCC).

5.3.14 Create New Constraints

From the Constraint Manager, create new constraints in one of two ways:

• Use the Text Editor

• Use Libero SoC's Interactive Tools To create new constraints from the Constraint Manager using the Text Editor:

- 1. Select the Tab that corresponds to the type of constraint you want to create.
- 2. Click New.
- 3. When prompted, enter a file name to store the new constraint.
- 4. Enter the constraint in the Text Editor.
- 5. Click **OK**.

The Constraint file is saved and visible in the Constraint Manager in the tab you select:

- I/O Attributes constraint file (<proj>\io*.pdc) in the I/O Attributes tab
- Floorplanning constraints (<proj>\fp*.pdc) in the Floor Planner tab
- Timing constraints (<proj>\constraints*.sdc) in the Timing tab
- 6. (Optional) Double-click the constraint file in the Constraint Manager to open and add more constraints to the file.

To create new constraints from the Constraint Manager using Interactive Tools:

Note: Netlist Attribute constraints cannot be created by an Interactive Tool. Netlist Attribute files can only be created with a Text Editor.

Note: Except for timing constraints for Synthesis, the design needs to be in the post-synthesis state to enable editing/creation of new constraints by the Interactive Tool.

The *.pdc or *.sdc file the Constraint Manager creates is marked [Target]. This denotes that it is the target file. A target file receives and stores new constraints from the Interactive Tool. When you have multiple constraint files of the same type, you may select any one of them as target. When there are multiple constraint files but none of them is set as target, or there are zero constraint files, Libero SoC creates a new file and set it as target to receive and store the new constraints created by the Interactive Tools.

- 1. Select the Tab that corresponds to the type of constraint you want to create.
- 2. Click Edit to open the Interactive Tools. The Interactive Tool that Libero SoC opens varies with the constraint type:
 - I/O Editor to edit/create I/O Attribute Constraints. See I/O Editor User Guide for details.
 - Chip Planner to edit/create Floorplanning constraints. See Chip Planner User Guide for details.
 - Constraint Editor to edit/create Timing Constraints. See Timing Constraints Editor User Guide for details.
 - Create the Constraints in the Interactive Tool. Click Commit and Save.
- 4. Check that Libero SoC creates these files to store the new constraints:
 - Constraints\io\user.pdc file when I/O constraints are added and saved in I/O Editor.

3.

- Constraints\fp\user.pdc file when floorplanning constraints are added and saved in Chip Planner.
- Constraints\user.sdc file when Timing Constraints are added and saved in Constraint Editor

5.3.15 Constraint File Order

When there are multiple constraint files of the same type associated with the same tool, use the Up and Down arrow to arrange the order the constraint files are passed to the associated tool. Constraint file order is important when there is a dependency between constraints files. When a floorplanning PDC file assigns a macro to a region, the region must first be created and defined. If the PDC command for region creation and macro assignment are in different PDC files, the order of the two PDC files is critical.

- 1. To move a constraint file up, select the file and click the Up arrow.
- 2. To move a constraint file down, select the file and click the Down arrow.

Figure 5-4. Move Constraint File Up or Down

I/O Attributes // Timing // Floor Planner // N	Vetlist Attributes			
New Import Link Ed	dit with Constraint	Editor 👻 Check	k 🔻 Derive Constraints Constraint Coverage 👻 Help	
	Synthesis	Place and Rout	Timing Verification	Move U
constraint/top derived constraints.sdc	~	7	✓	
constraint/user.sdc	4		~	
constraint/mytiming.sdc		*	✓	
constraint/mytiming2.sdc	~	*	✓	
constraint/sdfsadf.sdc				

Note: Changing the order of the constraint files associated with the same tool invalidates the state of that tool.

5.4 Import a Constraint File

Use the Constraint Manager to import a constraint file into the Libero SoC project. When a constraint file is imported, a local copy of the constraint file is created in the Libero Project.

To import a constraint file:

- 1. Click the Tab corresponding to the type of constraint file you want to import.
- 2. Click Import.
- 3. Navigate to the location of the constraint file.
- 4. Select the constraint file and click **Open**. A copy of the file is created and appears in Constraint Manager in the tab you have selected.

Link a Constraint File

Use the Constraint Manager to link a constraint file into the Libero SoC project. When a constraint file is linked, a file link rather than a copy is created from the Libero project to a constraint file physically located and maintained outside the Libero SoC project.

To link a constraint file:

- 1. Click the Tab corresponding to the type of constraint file you want to link.
- 2. Click Link.
- 3. Navigate to the location of the constraint file you want to link to.
- 4. Select the constraint file and click **Open**. A link of the file is created and appears in Constraint Manager under the tab you have selected. The full path location of the file (outside the Libero SoC project) is displayed.

5.4.1 Check a Constraint File

Use the Constraint Manager to check a constraint file.

To check a constraint file:

- 1. Select the tab for the constraint type to check.
- 2. Click Check.

Note: I/O constraints, Floorplanning constraints, Timing constraints, and Netlist Attributes can be checked only when the design is in the proper state. A pop-up message appears when the check is made and the design state is not proper for checking.

Information	x
Please run 'Synthesize' before executing Check Ope	ration
ОК	

All constraint files associated with the tool are checked. Files not associated with a tool are not checked. For Timing Constraints, select from the Check drop-down menu one of the following:

- Check Synthesis Constraints
- Check Place and Route Constraints
- Check Timing Verification Constraints

Figure 5-5. Check Constraints

New	Import Link	Edit with Constraint Editor 🔻	Check	Derive Constraints	Help	∱
		Synthesis	Che	eck Synthesis Constraint	s	
constraint\M3_MD	DR_top_derived_constrain	nts.sdc 🔽	Che	eck Place And Route Cor	nstraints	
constraint\user.sde		V	Che	eck Timing Verification (onstraints	
constraint\mytimi	ng.sdc	8	191	[9]		
constraint\mytim	ing2.sdc [Target]	E3	17	177		
constraint\sdfsadf.	sdc		171	123		

Check Synthesis Constraints checks only the constraint files associated with the Synthesis.

Check Place and Route Constraints checks only the constraint files associated with Place and Route.

Check Timing Verification Constraints checks only the Constraint Files associated with Timing Verification.

For the constraint files and tool association shown in the SDC file and Tool Association figure below:

- · Check Synthesis Constraints checks the following files:
 - M3_MDDR_top_derived_constraints.sdc
 - user.sdc
 - mytiming2.sdc
- Check Place and Route Constraints checks the following files:
 - M3_MDDR_top_derived_constraints.sdc
 - mytiming.sdc
 - mytiming2.sdc
- Check Timing Verification Constraints checks the following files:
 - M3_MDDR_top_derived_constraints.sdc
 - user.sdc
 - mytiming.sdc
 - mytiming2.sdc

Note: Constraint File is not checked because it is not associated with any tool.

Figure 5-6. Timing Constraints SDC File and Tool

rtPage @ X Constraint Manager @ X				
/O Attributes V Timing V Floor Planner V Netlist Att	ributes \ ith Constraint Editor +	Check -	Perive Constraints Help	F .
	Synthesis	Place and Route		0.0
constraint\M3_MDDR_top_derived_constraints.sdc	V	V	V	
constraint/user.sdc	4	23	V	
constraint\mytiming.sdc	13	1	V	
constraint\mytiming2.sdc [Target]	1	1	4	
constraint\sdfsadf.sdc	171	171	PT	


Association when a constraint file is checked, the Constraint Manager:

- Checks the SDC or PDC syntax.
- Compares the design objects (pins, cells, nets, ports) in the constraint file versus the design objects in the netlist (RTL or post-layout ADL netlist). Any discrepancy (for example, constraints on a design object which does not exist in the netlist) are flagged as errors and reported in the *.log file or message window.

5.4.2 Check Result

If the check is successful, this message pops up.

Figure 5-7. Check Successful Message



If the check fails, this error message pops up.

Figure 5-8. Check Fails Message

Error	×
Checking of Timing constraints associated with Timing Verification failed. See the OK	message window for more details.

Constraint Type	Check for Tools	Required Design State Before Checks	Check Result Details
I/O Constraints	Place and Route	Post-Synthesis	Libero Message Window
Floorplanning Constraints	Place and Route	Post-Synthesis	Libero Message Window
Timing Constraints	Synthesis	Pre-Synthesis	synthesis_sdc_check .log
	Place and Route	Post-Synthesis	placer_sdc_check.lo g
	Timing Verifications	Post-Synthesis	timing_sdc_check.lo g
Netlist Attributes (*.fdc)	Synthesis	Pre-Synthesis	*cck.srr file
Netlist Attributes (*.ndc)	Synthesis	Pre-Synthesis	Libero Log Window

5.4.3 Edit a Constraint File

The **Edit** button in the Constraint Manager allows you to:

- Create new constraint files. For details, see To create new constraints from the Constraint Manager using the Text Editor.
- Edit existing constraint files.

To edit a constraint file:

Note: Netlist Attributes cannot be edited by an Interactive Tool. Use the Text Editor to edit the Netlist Attribute constraint (*.fdc and *.ndc) files.

- 1. Select the tab for the constraint type to edit. An Interactive Tool opens for you to make edits.
- 2. Click Edit.
 - All constraint files associated with the tool are edited. Files not associated with the tool are not edited.
 - When a constraint file is edited, the constraints in the file are read into the Interactive Tool.
 - Different Interactive Tools are used to edit different constraints/different files:
 - I/O Editor to edit I/O Attributes (<proj>\io*.pdc). For details, see the I/O Editor User Guide.
 - Chip Planner to edit Floorplanning Constraints (<proj>\fp*.pdc). For details, see the Chip Planner User Guide (Chip Planner > Help > Reference Manuals).
 - Constraint Editor to edit Timing Constraints (constraints*.sdc). For details, seethe Timing Constraints Editor User Guide (Help > Constraints Editor User's Guide).

Note: I/O constraints, Floorplanning constraints, Timing constraints can be edited only when the design is in the proper state. A message asks whether the file is edited when the design state is not proper for edits. If, for example, you open the Constraints Editor (**Constraint Manager > Edit**) to edit timing constraints when the design state is not post-synthesis, a pop-up message appears.

Information	X
Please run 'Synthesize' before executing Edit Op	eration
ОК	

- 3. For Timing Constraints, click one of the following to edit from the **Edit with Constraint Editor** drop-down menu.
 - Edit Synthesis Constraints
 - Edit Place and Route Constraints
 - Edit Timing Verification Constraints

Figure 5-9. Edit Drop-down Menu

New	Import	Link	Edit with Constra	int Editor	Check	Derive Constraints	Constraint Coverage	Help	^
			Edit Synthesis	Constraints		Timing Verification			
constraint/top_derived_constraints.sdc constraint/user.sdc		Edit Place And Route Constraints Edit Timing Verification Constraints		7					
				*					
onstraint/m	ytiming.sdc			۷		✓			
constraint/m	ytiming2.sdc		*	*		4			
constraint/so	dfsadf.sdc								

For the constraint files and tool association shown in the Timing Constraint File and Tool Association below:

- Edit Synthesis Constraints reads the following files into the Constraint Editor:
 - user.sdc
 - myuser1.sdc
- Edit Place and Route Constraints reads the following files into the Constraint Editor:
 - user.sdc
 - mytiming2.sdc
 - myuser1.sdc

- Edit Timing Verification Constraints reads the following files into the Constraint Editor:
 - user.sdc
 - mytiming2.sdc

Figure 5-10. Timing Constraint File and Tool Association

I/O Attributes		loor Planner	Netlist Attributes			
New	Import	Link	Edit with Constraint	Editor 🔽 Check	Derive Constraints Constraint Coverage Help	÷.
			Synthesis	Place and Route	Timing Verification	
constraint/us	ser.sdc		✓	~	✓	
constraint/m	ytiming2.sdc			~	×	
constraint/m	yuser1.sdc		\checkmark	-		


- 4. Edit the constraint in the Interactive Tool, save and exit.
- 5. The edited constraint is written back to the original constraint file when the tool exits.

Refer to the Timing Constraints Editor User Guide (Help > Constraints Editor User's Guide) for details on how to enter/modify timing constraints.

Note: When a constraint file is edited inside an Interactive Tool, the Constraint Manager is disabled until the Interactive Tool is closed.

Note: Making changes to a constraint file invalidates the state of the tool with which the constraint file is associated. For instance, if Place and Route has successfully completed with user.sdc as the associated constraint file, then making changes to user.sdc invalidates Place and Route. The green checkmark (denoting successful completion) next to Place and Route turns into a warning icon when the tool is invalidated.

Figure 5-11. Place and Route Invalidation



5.5 Constraint Types

Libero SoC manages four types of constraints:

- I/O Attributes Constraints Used to constrain placed I/Os in the design. Examples include setting I/O standards, I/O banks, and assignment to Package Pins, output drive, and so on. These constraints are used by Place and Route.
- Timing Constraints Specific to the design set to meet the timing requirements of the design, such as clock constraints, timing exception constraints, and disabling certain timing arcs. These constraints are passed to Synthesis, Place and Route, and Timing Verification.
- Floor Planner Constraints Non-timing floorplanning constraints created by the user or Chip Planner and passed to Place and Route to improve Quality of Routing.
- Netlist Attributes Microchip-specific attributes that direct the Synthesis tool to synthesize/optimize the, leveraging the architectural features of the Microchip devices. Examples include setting the fanout limits, specifying the implementation of a RAM, and so on. These constraints are passed to the Synthesis tool only.

The following table summarizes the features and specifics of each constraint type.

Constraint Type	File Location	File Ext.	User Actions	Constraints Edited By	Constraints Used By	Changes Invalidate Design State?
I/O Attributes	<proj>/constraints/io folder</proj>	*.pdc	Create New, Import, Link, Edit, Check	I/O Editor Or user editing the *.pdc file in Text Editor	Place and Route	YES
Timing Constraints	<proj>/constraints folder</proj>	*.sdc	Create New, Import, Link, Edit, Check	Constraint Editor Or user editing the *.sdc file in Text Editor	Synplify Place and Route Verify Timing (SmartTime)	YES
Floor Planner Constraints	<proj>/constraints/fp folder</proj>	*.pdc	Create New, Import, Link, Edit, Check	Chip Planner Or user Editing the *.pdc file in Text Editor	Place and Route	YES
Netlist Attributes	<proj>/constraints folder</proj>	*.fdc	Create New, Import, Link, Check	User to Open in Text Editor to Edit	Synplify	YES
Netlist Attributes	<proj>/constraints folder</proj>	*.ndc	Import, Link, Check	User to Open in Text Editor to Edit	Synplify	YES

Table 5-1. Constraint Features

5.6 Constraint Manager – I/O Attributes Tab

The I/O Attributes tab allows you to manage I/O attributes/constraints for your design's Inputs, Outputs, and Inouts. All I/O constraint files (PDC) have the *.pdc file extension and are placed in the <Project_location>/constraint/io folder.

Available actions are:

- New Creates a new I/O PDC file and saves it into the <Project_location>\constraint\io folder. There are two
 options:
 - Create New I/O Constraint
 - Create New I/O Constraint From Root Module -- This will pre-populate the PDC file with information from the Root Module

Having selected the create method:

- When prompted, enter the name of the constraint file.
- The file is initially opened in the text editor for user entry.
- Import Imports an existing I/O PDC file into the Libero SoC project. The I/O PDC file is copied into the <Project_location>\constraint\io folder.
- Link Creates a link in the project's constraint folder to an existing I/O PDC file (located and maintained outside of the Libero SoC project).

- Edit The following options are available in the drop-down:
 - Edit Opens the I/O Editor tool to modify the I/O PDC file(s) associated with the Place and Route tool.
 - Edit with I/O Advisor Opens the I/O Advisor tool to modify the I/O attributes in the I/O PDC file(s). This
 tool helps in reducing power consumption while meeting timing constraints.
- View Opens the I/O Editor tool to view the I/O PDC file(s) associated with the Place and Route tool. You cannot save/commit any changes made to the constraints file. However, you can export the PDC file(s) using the I/O Editor.
- **Check** Checks the legality of the PDC file(s) associated with the Place and Route tool against the gate level netlist.

When the I/O Editor tool is invoked or the constraint check is performed, all files associated with the Place and Route tool are being passed for processing.

When you save your edits in the I/O Editor tool, the I/O PDC files affected by the change will be updated to reflect the change you have made in the I/O Editor tool. New I/O constraints you add in the I/O Editor tool are written to the *Target* file (if a target file has been set) or written to a new PDC file (if no file is set as target) and stored in the cproject>\constraint\io folder.

Figure 5-12. Constraint Manager – I/O Attributes Tab

			1				-
			Place	and Route			
straint\io\test2.pd	lc						
I/O Settings		-	-	-		_	_
l 1/0 Settings							
I I/O Settings	for Device Migrati	on		-			î
Reserve Pins			igration	Pins not bonded	on these devices w	ill be reserved in the device	selected for this
Reserve Pins			ligration.	Pins not bonded	on these devices w	ill be reserved in the device	selected for this
Reserve Pins I Select the device project.	s you are targett	ing for m	igration.	Pins not bonded	on these devices w	vill be reserved in the device	selected for this
Reserve Pins I Select the device	s you are targett M2S005 - 484 Fi	ing for m	ligration.	Pins not bonded	on these devices w	ill be reserved in the device	selected for this
Reserve Pins I Select the device project.	M2S005 - 484 F	ing for m BGA	igration.	Pins not bonded	on these devices w	ill be reserved in the device	selected for this
Reserve Pins I Select the device project.	M2S005 - 484 F	ing for m BGA	igration.	Pins not bonded	on these devices w	ill be reserved in the device	selected for this
Reserve Pins I Select the device project. Selected Device:	M2S005 - 484 F M2S005 - 484 F M2S090T M2S090T M2S090T M2S090	ing for m BGA	igration.	Pins not bonded	on these devices w	vill be reserved in the device	selected for this
Reserve Pins I Select the device project. Selected Device:	M2S005 - 484 F	ing for m BGA	igration.	Pins not bonded	on these devices w	ill be reserved in the device	selected for this
Reserve Pins I Select the device project. Selected Device:	M2S005 - 484 F M2S005 - 484 F M2S090T M2S090T M2S090T M2S090	ing for m BGA	igration.	Pins not bonded	on these devices w	vill be reserved in the device	selected for this

Right-click the I/O PDC files to access the available actions:

- Set/UnSet as Target Sets or clears the selected file as the target to store new constraints created in the I/O Editor tool. Newly created constraints only go into the target constraint file. Only one file can be set as target. This option is not available for linked files.
- Open in Text Editor Opens the selected constraint file in the Libero Text Editor.
- **Clone** Copies the file to a file with a different name. The original file name and its content remain intact. This option is not available for linked files.
- Rename Renames the file to a different name. This option is not available for linked files.
- · Copy File Path Copies the file path to the clipboard.
- Delete Deletes the file from the project and from the disk. This option is not available for linked files.
- **Unlink** Removes the linked file from the project. The original file is untouched. This option is only available for linked files.

• Unlink: Copy file locally – Removes the link and copies the file into the <Project_location>\constraint\io folder. This option is only available for linked files.

5.6.1 File and Tool Association

Each I/O constraint file can be associated or disassociated with the Place and Route tool. Click the check box under **Place and Route** to associate/disassociate the file from the tool.

5.6.2 I/O Settings

Reserve Pins for Device Migration – This option allows you to reserve pins in the currently selected device that are not bonded in a device or list of devices you may later decide to migrate your design to. Select the target device(s) you may migrate to later to ensure that there will be no device/package incompatibility if you migrate your design to that device.

Reserve Pins for Probes – Check this box if you plan to use live probes when debugging your design with SmartDebug.

5.7 IO Advisor (SmartFusion2, IGLOO2, and RTG4)

The IO Advisor enables you to balance the timing and power consumption of the IOs in your design. For output IOs, it offers suggestions on Output Drive and Slew values that meet (or get as close as possible to) the timing requirements and generates the lowest power consumption. For Input IOs, it offers suggestions on On-Die Termination (ODT) Impedance values (when the ODT Static is ON) that meet (or get as close as possible to) the timing requirements and generates the lowest power consumption.

Timing data information is obtained from the Primary analysis scenario in SmartTime. Power data is obtained from the Active Mode in SmartPower.

To open the IO Advisor from the Design Flow window, right-click Manage Constraints, select Open Manage Constraints View, select the I/O Attributes tab, select Edit with I/O Advisor (**Design Flow window > Manage Constraints > Open Manage Constraints View > I/O Attributes > Edit > Edit with I/O Advisor**).

esign Flo	w ð×	Reports & X StartPage & X Constraint Manager & X	
mux8	🗆 🕒 🗿 🌮	I/O Attributes / Timing / Floor Planner / Netlist Attributes /	
1	Tool	New 🔻 Import Link Edit 🔻 Check Help	†
	Constraints	Edit with I/O Editor	
	hanage Constraints	Edit with KO Advisor	
V	Implement Design		
	2 Netlist Viewer		
V	Synthesize		-
	Verify Post-Synthesis Implementation	I/0 Settings	
	Simulate 🗉		-
	Configure Flash*Freeze	Reserve Pins for Device Migration	
	◆□ Configure Register Lock Bits	Select the devices you are targetting for migration. Pins not bonded on these devices will be	
~	Place and Route	reserved in the device selected for this project.	
	Verify Post Layout Implementation	Selected Device: M2S090 - 676 FBGA	
	Generate Back Annotated Files	M25090T	
	Simulate Simulate	M230901	
	🕰 Verify Timing	Target Devices: M25090TS	
	🕰 Open SmartTime	M25060TS	
	R Verify Power		
	 IO Analyzer 	General	
	SSN Analyzer		
	Program and Debug Design	Reserve Pins for Probes	
	Generate FPGA Array Data	No. of State and Construction	

Figure 5-13. I/O Advisor

5.7.1 Introduction

The Introduction screen provides general information about the IO Advisor.

The introduction screen provides the navigational panel for you to navigate to the following panels:

- Output Load panel Displays the IO load Power and Delay values for Outputs and Inouts.
- Output Drive and Slew panel Displays the Output Drive and Slew for Outputs and Inouts.
- ODT & Schmitt Trigger Displays the ODT Static (On/Off), the ODT Impedance value (Ohms) for Inputs and Inouts and the Schmitt Trigger (On/Off).

All steps in the IO Advisor are optional.

Figure 5-14. IO Advisor - Introduction

File Edit View Help Image Set Introduction Introduction to IOAdvisor Introduction Interesting Interesting <th>-</th> <th>×</th>	-	×
IDAdvisor Introduction IO Attributes Output Drive & S ODT & Schmitt T Summary Each screen gives you access to modify individual IO attributes and display the timing and of your changes. For output drive and slew, the IOAdvisor suggests the best parameter to meet your power and timing goals. All the steps in IOAdvisor are optional.		
Introduction to IOAdvisor Introduction Intro		
IO Attributes Output Load Output Drive & S ODT & Schmitt T Summary The IOAdvisor helps you reduce power consumption while meeting timing construction Each screen gives you access to modify individual IO attributes and display the timing and of your changes. For output drive and slew, the IOAdvisor suggests the best parameter to meet your power and timing goals. All the steps in IOAdvisor are optional. IO Advisor: Introduction IO Advisor: Output Lowie & Skew.		
of your changes. For output drive and slew, the IOAdvisor suggests the best parameter to meet your power and timing goals. All the steps in IOAdvisor are optional.	aints.	
IO Advisor: Introduction IO Advisor: Output Load IO Advisor: Output Load IO Advisor: Output Drive & Slew		t
IO Advisor: Output Load IO Advisor: Output Drive & Slew.		
TO Advisor: Output Drive & Slew		
ID Advisor: Summary		
Fam:SmartFusion2 De:M2500		

5.7.2 Output Load

The Output Load panel displays the load of all output/inout ports in your design.

The display is sorted by Initial or Current value and is selectable in the Sort By drop-down menu.

Tooltips are available for each cell of the Table. For output and inout ports, the tooltip displays the Port Name, Macro Name, Instance Name and Package Pin. Inout ports are identified by a blue bubble icon.

Figure 5-15. IO Advisor - Output Load Panel

le Edit View Help M Ballo da													
OAdvisor Introduction	Set Output L	oad											
IO Attributes Output Load	PortName PODR*				Search					Sort By Initial	Sort By Initial •		
Output Drive & Slew ODT & Schmitt Trigger	Status	· Port ·	Direction .	Bank	10 Standard	State .	Output .	Power .	Power Change(%)	Delay	Slack (m)	٠	
Summary	17	FOOR BAILD	Output	Bankl - DORD	5571.181	Initial	5	1656.44		3.005		_	
						Current	5	1656.44	+0.00	3.005		_	
	18	FOOR, BALLS Port	FOOR_BA(0)		1	Initial Current		1656.44	+0.90	3,006			
	15	Mac	NO: ADUB: OUTBUT			Initial		1656.44	*0.00	3.005			
		FOOR, BA(2)	Ince : RTG4FDDRC, AX40	alan hook and al	(Jone)	Current	5	1656.64	+0.00	1.005			
	20 /				Termine .	Initial	5	1656.44		3.006	**		
		FDOR_CAS_N	Output	Bank0 - DDRDO	\$57(18)	Current	5	1656.44	+0.00	3.008			
	21	FOOR, CKE	Output	Bank0 - DD/00	557(18)	Initial	5	1556.44		3.005			
		TOURCER	output	Dauxo - DOuto	20115201	Current	5	1656.44	+0.00	3.005			
	22	FOOR CLK	Output	BankS - DORDO	5571181	Initial	5	646.55		2.951			
		restreet	Carpon		autreases.	Current	5	646.55	+0.00	2.951			
	28	FOOR CS.N	Output	Bankd - DORIO	SSTLAM	Initial	5	1656.44		3.008			
	100					Current		1656.44	+0.00	3.008			
	^N O	FOOR, DM, RDQ.	Inout	Bank0 - DDRSD	SSTUBBL	Initial	2	75444.69	+0.00	3.005			
	3		and a second second	-		Initial	-	75464.69	+0.00	1.005		_	
perating Mode:		FOOR_DM_RDQ.	 Inout 	Bank0 - DOHDO	STUR	Current		75444.69	+0.00	3,005			
and a second second	No.	ALCONOCIMUS .	Participation in the	PRODUCTION OF	A DESCRIPTION OF THE OWNER	Initial	1	138938.39		2.951		_	
ower ACTIVE	*0	FDD#_DQS[0]	Inout	Bankl - DORIO	5571.181	Current	5	138928.39	+0.00	2.951			
	20 0	1000 00000		Burney Borney	ATT 181	Initial	5	138928.39		2.951			
perating Conditions:		FDDR_DQS[1]	 Inout 	BankD - DORDO	SSTLAR	Current	5	138938.39	+0.30	2.951			
aning: WORST	28	FOOR, DQS, TM.	Output	Ranko - DORSO	SSTLIN	Initial	5	1656.44		3.006			
INFOCAL	100 March 100 Ma	and and a line				Current	5	1656.44	-0.00	3.008	-		
	- B	FDDR, DQIDI	· hout	Bankt - DORD	SSTLLB	Initial	5	75444.69		3.005			
otal Power		and and				Current	3	75444.69	+0.00	3.005	144		
W-05.00011759889.39-W	- 0	(DDR, DQ(30)	Inout	Bankt - DDRID	SSTLIBI	builtial Current		75464.69	+0.90	1.005	- 10	-	
training the	11	and the second s			1000000	Initial		75464.69	+0.0	3,005		-	
urrent: 1759689.35vW		TIME AGAIN	di basa	Build BRAND	10070-000	(Price)		1 Just By		2000			
aving: 0.00%	Set Output Load	lestore Initial Value									Selects 🛃		

5.7.3 Search and Regular Expressions

To search for a specific Port, enter the Port Name in the Port Name Search field and click Search. Regular expressions are accepted for the search. All Port Names matching the regular expression are displayed. The regular expression "FDDR*", for example, results in all the output ports beginning with FDDR in the Port Name appearing in the display.

rt Name	FOOR*			1	Search						Sort By Initial	11 - 11 - 11 - 11 - 11 - 11 - 11 - 11
	Status 👻	Port 💌	Direction -	Bank 💌	10 Standard	State 💌	Output -	Power (sW)	Power Change(%)	Delay (ns)	Slack (ns)	
16		FDDR_ADDR(9)	Output	Bank0 - DDRIO	SSTLERI	Initial Current	5	1656.44	-0.00	3.008 3.008	-	
17		FDDR_BA(0)	Output	Bank0 - DDRIO	SSTLER	Initial Current	5	1656.44	+0.00	3.005	-	1
18 🧹		FDDR_BA(1)	Output	Bank0 - DDRID	SSTLEBI	Initial Current	5	1656.44	+0.00	3.008		
19 🧹		FDDR_BA[2]	Output	Bank0 - DDRIO	SSTLIBI	Initial Current	5	1656.44	+0.00	3.005	**	
20 🗸		FDDR_CAS_N	Output	Bank0 - DDRIO	SSTLEBI	Initial Current	5	1656.44	+0.00	3.008		_
21 🧹		FDDR_CKE	Output	Bank0 - DDRIO	SSTLIBI	Initial Current	5	1656.44	+0.00	3.005		
22 🧹		FDDR_CLK	Output	Bank0 - DORIO	SSTLEBI	Initial Current	5	646.55 646.55	+0.00	2.951		
23		FDDR_CS_N	Output	Bank0 - DDRIO	SSTLIBI	Initial Current	5	1656.44	+0.00	3.008		_
24 0		FDDR_DM_RDQ.	• Inout	Bankd - DDRID	SSTLER	Initial Current	3	75444.69	+0.00	1.005		
80		FDDR_DM_RDQ.	Inout	Bank0 - DDRIO	SSTL181	Initial Current	5	75444.69 75444.69	+0.00	3.005		
26 0		FDDR_DQS(0)	 Inout 	Bankő - DDRIO	SSTLER	Initial Current	5	138928.39	+0.00	2.951	-	12
27 0		FDDR_DQS[1]	Inout	Bank0 - DDRIO	SSTL181	Initial Current	5	138928.39 138928.39	+0.00	2.951		
28 🗸	ő.	FDDR_DQS_TM	Output	Bank0 - DDRIO	SSTLABI	Initial Current	5	1656.44	+0.00	3.008		
29		FDDR_DQ(0)	• Inout	Bank0 - DDRIO	SSTLAB	Initial Current	S I	75444.69 75444.69	+0.00	3.005		
30	6a -	1005 000101	A 2000	0	000.101	Initial	5	75444.69		3.005		

Figure 5-16. Search Field and Regular Expressions

5.7.4 Status Column

The icon in the Status column displays the status of the output port.

lcon	Status and Explanation
√	OK – The IO attributes match the suggestion in Output Drive and Slew Table.
0	Error – The Timing constraints for this IO are not met in Output Drive and Slew Table.
0	Information – you can improve the power and/or timing of the IO by applying the suggestion in Output Drive and Slew Table.

5.7.5 Column Display and Sorting

To hide or unhide a column, click on the drop-down menu of a column header and select Hide Column or Unhide All Columns.

To sort the contents of a column, select the column header, and from the right-click menu, select Sort /A to Z/Z to A/Sort Min to Max/Sort Max to Min as appropriate.

5.7.6 Set Output Load

To set the output load of a port, click the Port and click **Set Output Load** or edit the value in the Current Output Load cell. Initial value remains unchanged.

5.7.7 Restore Initial Value

To restore a Port's output load to the initial value, select the output port and click **Restore Initial Value**. The current value changes to become the same value as the initial value.

5.7.8 Output Drive and Slew

The Output Drive and Slew page displays the Output Drive and Slew of all output/inout ports of your design.

The display can be sorted according to the initial current or suggested values. To change the sorting, click the Sort By drop-down menu to make your selection.

Three values are displayed for Output Drive and Slew of each IO output/inout port:

- Initial This is the initial value when the IO Advisor is launched.
- Current This is the current value which reflects any changes you have made, including suggestions you have accepted from the IO Advisor.
- Suggested This is the suggested value from the IO Advisor for optimum power and timing performance.

Figure 5-17. IO Advisor – Output Drive and Slew

Introduction + IO Attributes Output Load	Adjust Output	djust Output Drive and Slew										Sert By Dotted			
Output Load Output Drive & Slew OOT & Schmitt Trigger	Status	• Port •	Direction •	Back	10 Standard		Output . DelucionA)	Siew 💌	Power	Power Ounge(%)	Delay -	Silack (m)	•		
Summary	1	Concerned and the second		1	Contraction of the	Suggested		44	3656.44	+0.00	3.005		_		
	The second se	inter annual	10000	a tra tanan	and the second second	lotal			3556.44	+0.00	2.008				
	20 1	FOOR,CAS,N	Output	Banki - DORIO	SSTLIN	Current			2656.44	+0.00	3.008		-		
						Suggested			2500.44	+0.00	3.005				
	E.	FOOR CKE	E: FOOR_CAS_N cro: ADLIB:OUTBU			Current			2636.44	+0.00	3.005		-		
	100		ero : ADUBI-OUTBU tance : RTG4FDDRC		and an and a second	Suggested			2556.44	+0.00	3.005				
		20	ANDR ANDR	Jenny Holl, CAS)	new, and	Initial			646.55	-vad	2.851		-		
	22 1	FOOR CLK	Output	Banki - DORIO	ISSTER	Current			646.55	+0.00	2.951				
		and all	1000			Suggested			646.55	+0.00	2,950				
	100	a second second			1	Intel			3456.44		3.008		_		
	28 🧹	FOOR CS.N	Output	Barled - DORD	SSTLAR	Current			2056.44	+0.90	1008				
	100					Supported			2516.44	+0.00	1008				
-	The State	ALCONOMIC CONT	1.200	A CONTRACTOR	A CARGO AND	Initial			75444.69		3.005	14. ⁻			
perating Hode:		FOOR DM RDQ.	O Seeut	Bankd - DORD	1571,180	Current			75644.09	+0.00	3.005				
Concernance and the second	and the second	100000000000000000000000000000000000000				Suggested	10	10	33511.84	-55.58	3.005				
WHEN ACTIVE						Initial			75444.09	100000000000000000000000000000000000000	2.005				
operating Conditions:	30	FOOR, DM, RDQ	· Inout	Bankd - DDRID	SSTLIM	Current	- 10	- 10	25444.09	+0.00	3.005				
						Suggested			31511.84	-55.58	3.005				
lenang: woesn	10 - 10 Nov	100000000			03.997	Initial			138929.39		2.951				
WHAT TYPICAL	80	FDOR_DQS(0)	Inout	Banko - DORSO	SSTLIM	Current			138928.39	+0.00	2.951				
the states	101 (SAC)				A COMPLEX	Suggested			55062.50	-60.37	2.950				
stal Powert						Initial		- 10	138828.39	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2.951				
	22 0	FDOR_DQS(1)	Inout	Bank8 - DDRID	SSTLAR	Current			138929.39	+0.00	2.951				
wetchest 1759689.39vm						Suggested			55062.50	-60.37	2.950				

5.7.9 How the Suggested Values Are Computed

The IO Advisor provides suggestions for output drive and slew values according to the following criteria:

- When the user has set no output delay constraint for the port, the IO Advisor suggests IO attribute values that generate the lowest power consumption.
- When the user has set an output delay constraint on the port, the IO Advisor suggests IO attribute values that
 generates the lowest power consumption and positive timing slacks. If the slacks of all attribute combinations
 are negative, the IO Advisor suggests an attribute combination (Drive strength and slew) that generates the
 least negative slack.

In this screen, you can change the drive strength and slew of the design output I/Os. Select the out drive and/or the slew current value cell. Click the cell to open the combo box. Choose the value you want from the set of valid values. You can restore the initial values by clicking **Restore Initial Value**.

To make changes to multiple I/Os, select multiple I/Os (Control+click), click **Set Slew** or **Set Outdrive**, select the value, and click **OK**.

5.7.10 Apply Suggestion

To apply the suggested value to a single output port, select the output port and click Apply Suggestion.

To apply the suggested values to multiple ports, select the multiple ports (Control+click) and click Apply Suggestion.

5.7.11 Adjust ODT and Schmitt Trigger

This page allows you to set the Schmitt Trigger setting (On/Off), On-Die Termination (ODT) Static setting (On/Off), and the ODT Impedance (in Ohms) to valid values for all Input/Inout IOs of your design. The IO Advisor page instantly gives you the Power (in uW) and Delay (in ns) values when you make changes. If the suggested values meet your design's power and/or timing requirements, you can accept the suggestions and continue with your design process.

IOAdvisor Introduction	Adjust 001	and Schmitt Trig	pper										
· IO Attributes	Pathene			31	Seech.							SHIN	2104
Output Load Output Drive & Side OUT & Schmitt Trigger	State	n v Port v	Direction *	Bank :	- 30 Mandard	• State •	Scheelet w	OOT Static *	COT .	Power -	Power Changer No	Delay ini	· Sint
Summary						Intel		Off	30	25444.00	Internet Constants	2005	
	0	FEERLONLADQ.	P Int.	Bank3 - 00400	STRUM	Current	17	Off	30	75444.09	+0.00	3400	
	and the second second	10000-10000		To The Charles	-	Suggested	- 10	04	150	31511.84	-55.58	2.95	
		FOOR DONDI	· Inout	Barriel - 00000	111.10	Joinal Current	-	OW	50	13023.39	-0.00	2950	
	12.0	read being	· nou	and story	at much	Suggested		Off	130	21661.50	40.37	2.950	
	the second second		IDE DOVER		100	- bullet	-	CHI -	50	1 30103.30	40.0	2965	-
	- 0	FOOR OC MINIST	ADUBTION OFF			Current		0.9	50	138528.39	+0.00	25%	
		Instance	e187048008C.019	0,000,000,000,010	JOPHOP 1	Suggested		Of	250	51002.50	46.57	296	-
	1000	\$10.10			0.5.491.5	Intel		Off	30	24354.55		1.789	- 10
	50	FEER DOS.TM.	burst.	Bank5 - 00400	1070.18	Current		-CHT	30	31034.55	+0.00	1.730	-
					100000	Supported		017	150	30215.15	-56.56	5,749	-
· [1.1.1					Initial		CHT	50	25444.60		3005	
	• 0	FEDR_DQM	Shout.	Rankt - SDRID	\$171,585	Correct	-	Off	58	75464.69	-0.56	3:005	-
Operating Bode:	1.1	and the second second			1000000	Suggested	44	Off	150	30911.84	55.56	3.005	- 84
Power ACTINE	-	0.110.0010	1000	Section Section	and and	Intel		OIL	30	71444.00		B.DIG	-
	20	FEER, DO(10)	· Snowl	Bankl - 20930	SUNJM.	Current	14	04	-50	25444.60	+0.00	2485	
Operating Conditions:	1000	1000000			1.2.2	Suggested	- 44	0ff Off	150	21511.84	-35.51	3,015	
Tening work!	10	FEDR DOCUS	-	Samet - 00400	973.38	Solial Current		CHT CHT	20	75444.00	+0.00	100	
		ana(ndin)	@ inout	00000-00000	acressed.	Toppeted		OW	150	JUNILAN	-15.56	3.004	
Power TYPEGAS						bella .		OFF	50	71444.00	10.0	2.000	
	TO	F008 000121	@ Inout	Burk6-20190	\$575,180	Current		CHY	50	75484.00	+0.00	2.00	
Total Power:		Condinal .				Supported	-	OF	150	31511.84	-15.54	3.008	
Entuit 1779999.29vm						-							
Carrenti 17399993.25uw	Set Schertl Trape		Cirpodeus (April	Augention A	adat bits inte							Defect	
Saving: 0.00%											Mar 1	be a control of	values are timp.

Figure 5-18. IO Advisor – Adjust ODT and Schmitt Trigger

Note: ODT is not allowed for 2.5V or higher single-ended signals. It is allowed for differential signals.

5.7.12 Search and Regular Expressions

To search for a specific Port, enter the Port Name in the Port Name Search field and click Search. Regular expressions are accepted for the search. All Port Names matching the regular expression are displayed. The regular expression "RESET*", for example, results in the input/inout ports with the port name beginning with "RESET" appearing in the display.

Figure 5-19. Search Field and Regular Expressions

8 8 6 6 B																		
Entroduction	Adju	t ODT a	nd Sc	hmitt T	rigger													
+ IO Attributes	Authors NEXT*								Sothy	Intel								
Output Load Output Drive & Slew ODT & Schmitt Trope		Status	•	Port	• Direction	• 8	-	30 Standard	- State	Tripper	· ODT Static	· OOI ·	Power		Power . Change(%)	Delay (m)	•	Slack (m)
Summary					22723	19735			Initial	0#			342.13			2093		
	100		100	RESET,N	Input	Barid - I	00400	D/CM0528	Current Supported	 OW OW			34213	-	-1.00	2.045		
					NOLBUNIUF - INIT, RESET, N., A 4	erue.ru 308	40											
Operating Plade: Namer ACTOVE				Instance	INT REST N.A	uerotaro 304	40											
Operating Plode: Power ACTIVE Operating Conditions:				Instance	INT REST N.A	ueroeno 304	40											
Operating Hode: Name: ACTOR Operating Conditions: Faming artist? Name: YVPICAL				Instance	INT REST N.A	ueroeno 304	40											
Operating Plade: Names: ACTOVE Operating Conditions: Naming WORDT				Instance	INT REST N.A	41610307	40											

5.7.13 Status Column

The icon in the Status Column displays the status of the input/inout ports.

lcon	Status and Explanation
v	OK - The IO attributes match the suggestion in the Adjust ODT and Schmitt Trigger Table.
8	Error – The Timing constraints for this IO are not met in the Adjust ODT and Schmitt Trigger Table.
0	Information – you can improve the power and/or timing of the IO by applying the suggestion in the Adjust ODT and Schmitt Trigger Table.

5.7.14 Column Display and Sorting

To hide or unhide a column, click on the drop-down menu of a column header and select Hide Column or Unhide All Columns.

To sort the contents of a column, select the column header, and from the right-click menu, select Sort /A to Z/Z to A/Sort Min to Max/Sort Max to Min as appropriate.

5.7.15 Set Schmitt Trigger

For IO Standards that support the Schmitt Trigger, you can turn the Schmitt Trigger On or Off. Select the IO and click **Set Schmitt Trigger** to toggle on or off. Your setting is displayed in the Schmitt Trigger column for the IO.

5.7.16 Set ODT Static

For IO standards that support ODT static settings, you can turn the ODT Static On or Off according to your board layout or design needs:

- On The Termination resistor for impedance matching is located inside the chip.
- Off The Terminator resistor for impedance matching is located on the printed circuit board.

To turn the ODT Static on or off, click to select the input/inout port and from the pull-down menu, toggle on or off. You can also turn ODT Static on or off by clicking **Set ODT Static** and toggling on or off.

5.7.17 Set ODT Impedance (Ohm)

For each input/inout in your design, valid ODT Impedance values (in Ohms) are displayed for you to choose from. Click to select the input/inout port and select one of the valid ODT impedance values from the pull-down list in the ODT Impedance column. You can also click **Set ODT Impedance** to choose one of the valid ODT impedance values. The Power and Delay values may vary when you change the ODT Impedance (Ohm).

Note: When ODT_static is set to OFF, changing the ODT_Impedance value has no effect on the Power and Delay values. The Power and Delay values change with ODT_Impedance value changes only when ODT_static is set to ON.

5.7.18 Apply Suggestion

To apply the suggested value to a single input/inout port, select the port and click **Apply Suggestion**. To apply the suggested values to multiple ports, select the multiple ports (Control-click) and click **Apply Suggestion**.

5.7.19 Restore Initial Value

To restore an input/inout port's attribute values to the initial values, select the port and click **Restore Initial Value**. The current value changes to the same value as the initial value.

5.7.20 Summary of Changes

This screen provides a summary of the timing and power changes you have made in the IO Advisor.

Figure 5-20. IO Advisor – Summary

Arth. Manas. Parks								
Introduction	Summary of the Changes							
10 Attributes	Name	Outstiter Sime	Output Lond Schmitt Wager	OOT Impediance	001366	10 Delay	XD Stell	XD Power
	Summary New Obeym Induit Stilled Liblic w Comm Stilled Liblic w Comm Stilled Liblic w Comm Stilled Liblic w Induit w Mang Oberean Induit w Stilled Liblic w Comm Stilled State Oberean Stilled State Stilled State Stilled State Stilled State State		5 př. 31 př.			3.000 A4 3.125 et (~3.00%)	22	List and you Durk and you a demu
	brite Carrent • FOR COOR Build Carrent		5 af 10 af		C#	3.005 m 3.123 m (-3.00m 2.005 Ac 3.005 Ac	84 85 85	SHORES VW SHORES VW ROME GREAT STY VW SHORE STY VW ROME
	Pool, DOL, THERE (), IN Defail Control Pool, DOLH				CH Do	1739 m 1740 m (+0.00%)	815 815	74154351.vii/ 74154351.vii/d.08%
	Bruttal .			SI IIIA	CH .	3.005 na	76.14	75262/386 um/
	Current + PDDR_DODUI				D R	3.005.84 (+0.05.%)	-	35362760 em 1552776
genating Node:	antes .			N one		3008 N	10.0	75202/008.4mm
NALT ACTIN	Current			150 ohm		3.008 mi 30.00%	10.0	\$1062750 um (-56-77%)
	* FEORLOGEN			si une		3.000.00		75202 208 arm
erating Conditions	Cunait			13 one		3.008 44 10 00%	10.0	14225-004 GHP-527 BPN0
and all the second	+ put pone					to the second second		and the second s
	Britel	Sectory.				MTIN	NA.	465.257 v/N
NACE TYPECAL	Current	MEDDUM				322210142279	NA .	463.872 VW (+0.52%)
	< INT, ACIEL IN							
stathower	Indel		CH CH			2276.ns	20.4	342134 v/W
atust 1780508.12vW	Current		Cw			1475 m (0.07%	NA .	342,315 v/v (+6.8mg
								Save Suring

You can save the summary by clicking Save Summary, selecting the save format (text or CSV), and clicking OK.

To commit IO Attribute changes you have made to the database (the *io_pdc file), choose **Save** from the File Menu (**File > Save**). Click **OK** in the dialog that appears.

Note: After saving the changes into the pdc file and database, the summary refreshes automatically and shows the latest data as per the latest database.

5.8 Constraint Manager – Timing Tab

The Timing tab allows you to manage timing constraints throughout the design process. Timing constraints files (SDC) have the *.sdc file extension and are placed in the <Project location>\constraint folder.

Available actions are:

New – Creates a new timing SDC file and saves it into the <Project_location>\constraint folder. When
prompted, enter the name of the constraint file. The file is initially opened in the text editor for user entry.
Figure 5-21. Create New SDC Dialog Box

Create New SDC		?	×
Name:			
Help	OK	Can	cel

- Import Imports an existing timing SDC file into the Libero SoC project. The timing SDC file is copied into the <Project_location>\constraint folder.
- Link Creates a link in the project's constraint folder to an existing timing SDC file (located and maintained outside of the Libero SoC project).
- Edit Opens the Timing Constraints Editor to modify the SDC file(s) associated with one of the three tools.
 For details, see the Timing Constraints Editor User Guide.

E ¹ E AA		O	E UN C				
Figure 5-22.	Timing	Constraints	Ealt C	Jptions I	in Con	istraint	Manager

		Edit Synthesis Constraints	oute Timing Verification
constraint\user.sdc [Target]		Edit Place And Route Constraints Edit Timing Verification Constraint	ts V
		Edit Timing Verification Constraint	ts

- **Synthesis** When selected, the timing SDC file(s) associated with the Synthesis tool is loaded in the constraints editor for editing.
- **Place and Route** When selected, the timing SDC file(s) associated with the Place and Route tool is loaded in the constraints editor for editing.
- **Timing Verification** When selected, the timing SDC file(s) associated with the Timing Verification tool is loaded in the constraints editor for editing.
- **Check** Check the legality of the SDC file(s) associated with one of the three tools described below:

Figure 5-23. Timing Constraints Check Options in Constraint Manager

New Import Link Edit T Check Derive Constraints Constraint	Coverage 🔻 Help 🛧 🕇
Syn Check Synthesis Constraints Check Place And Route Constraints Check Place And Route Constraints Check Timing Verification Constraints	fication

- Synthesis The check is performed against the pre-synthesis HDL design.
- Place and Route The check is performed against the post-synthesis gate level netlist.
- · Timing Verification The check is performed against the post-synthesis gate level netlist.
- Derive Constraints When clicked, Libero generates a timing SDC file based on user configuration of IP core, components, and component SDC. For Smartfusion2, Design components for which Libero SoC generates timing constraints include MSS, OSC, SERDES and CCC. It generates the create_clock and create_generated_clock SDC timing constraints. This file is named <top_level_> derived_constraints.sdc. The component SDC and the generated <root>_derived_constraint.sdc files are dependent on the IP cores and vary with the device family.

Note: Clicking this button also generates a PDC file for certain Microchip IPs, such as the CoreConfigP. This PDC file constraints the placement of the IPs in a fixed region automatically created by Libero SoC to ensure that these IPs do not cause timing violations. The PDC file is named <top_level_>derived_constraints.pdc and is displayed in the Floor Planner tab. Associate this PDC file to Place-and-Route.

 Constraint Coverage - When clicked, a pull-down list displays. Select the Constraint Coverage Reports you want:

Figure 5-24. Constraint Coverage Options for Timing Constraints in Constraint Manager

I/O Attributes	Timing Floor Plan	nner Netlist A	Attributes	 •	Check	Derive Constraints	Constraint Coverage 🔽 Help 🛉 🗲
[constraint]	user.sdc [Target]			Synth	hesis	Place and Route	Generate Place and Route Constraint Coverage

- Generate Place and Route Constraint Coverage Report
 Note: Constraint Coverage Reports can be generated only after synthesis. A warning message appears if the design is not in the post-synthesis state when this button is clicked.
- Generate Timing Verification Constraint Coverage Report The generated report will be visible in the respective nodes of the report view (Design > Reports).

When the SmartTime Constraint Editor tool is invoked or the constraint check is performed all the files associated with the targeted tool – Synthesis, Place and Route, Timing Verification – are being passed for processing.

Figure 5-25. Constraint Manager – Timing Tab

	Synthesis	Place and Route	Timing Verification
onstraint\TVS_Demo_derived_constraints.sdc			
onstraint\prep1_derived_constraints.sdc			
onstraint\newtiming.sdc [Target]		V	
onstraint\prep1_sdc.sdc			

Right-click the timing SDC files to access the available actions for each constraint file:

- Set/Unset as Target Sets or clears the selected file as the target to store new constraints created in the SmartTime Constraint Editor tool. Newly created constraints only go into the target constraint file. Only one file can be set as target, and it must be a PDC or SDC file. This option is not available for the derived constraint SDC file. This option is not available for linked files.
- Open in Text Editor Opens the selected constraint file in the Libero Text Editor.
- **Clone** Copies the file to a file with a different name. The original file name and its content remain intact. This option is not available for linked files.
- Rename Renames the file to a different name. This option is not available for linked files.
- Copy File Path Copies the file path to the clipboard.
- Delete Deletes the selected file from the project and from the disk. This option is not available for linked files.
- **Unlink** Removes the linked file from the project. The original file is untouched. This option is only available for linked files.
- Unlink: Copy file locally Removes the link and copies the file into the <Project_location>\constraint folder. This option is only available for linked files.

5.8.1 File and Tool Association

Each timing constraint file can be associated or disassociated with any one, two, or all three of the following tools:

- Synthesis
- · Place and route
- Timing Verification

Click the check box under **Synthesis**, **Place and Route**, or **Timing Verification** to associate/disassociate the file from the tool.

When a file is associated, Libero passes the file to the tool for processing.

5.8.2 Example 1

	Synthesis	Place and Route	Timing Verification
onstraint\TVS_Demo_derived_constraints.sdc			
onstraint\prep1_derived_constraints.sdc			
onstraint\newtiming.sdc [Target]	v	2	
onstraint\prep1_sdc.sdc			

In the context of the graphic above, when Edit Synthesis Constraint is selected, the prep1_derived_constraint.sdc file and the newtiming.sdc file will be read (because these two files are associated to Synthesis). The TVS Demo derived constraints.sdc file and prep1_sdc.sdc file are not read (because they are not associated to

Synthesis). When the SmartTime Constraints Editor opens for edit, the prep1_derived_constraint.sdc file and the newtiming.sdc file are read and loaded into the Constraints Editor. Any changes you made (to the constraints in these two files) and saved in the Constraints Editor will be written back to the two files.

In the context of the graphic above, when Edit Synthesis Constraint is selected, user.sdc, top_derived_constraints.sdc, and mytiming2.sdc are read (because these three files are associated with Synthesis); mytiming.sdc and sdfsadf.sdc are not read (because they are not associated with Synthesis). When the SmartTime Constraint Editor opens for edit, the constraints from all the files except for sdfsadf.sdc are read and loaded into the Constraint Editor. Any changes you made and saved in the Constraint Editor are written back to the files.

5.8.3 Example 2

	Synthesis	Place and Route	Timing Verification
constraint\TVS_Demo_derived_constraints.sdc			
onstraint\prep1_derived_constraints.sdc			
onstraint\newtiming.sdc [Target]			
onstraint\prep1_sdc.sdc			

In the context of the graphic above, when Check Synthesis Constraint is selected, the prep1_derived_constraints.sdc file and newtiming.sdc will be checked (because these two files are associated to Synthesis) and TVS_Demo_derived_constraints.sdc and prep1_sdc.sdc are not checked (because they are not associated to Synthesis).

When Check for Timing Verification is selected, prep1_derived_constraints.sdc file, newtiming.sdc, and prep1_sdc.sdc files are checked because they are associated to Timing Verification. The file TVS_Demo_derived_constraints.sdc is not checked because it is not associated to Timing Verification.

5.9 Derived Constraints

Libero SoC is capable of generating SDC timing constraints for design components when the root of the design has been defined. Click **Derive Constraints** in the Constraint Manager's **Timing** tab to generate SDC timing constraints for your design's components.

The generated constraint file is named <root>_derived.sdc and is created by instantiating component SDC files created by IP configurators (e.g., CCC) and oscillators used in the design.

The <root>_derived.sdc file is associated by default to the Synthesis, Place and Route and Timing Verification tool. You can change the file association in the Constraint Manager by checking or unchecking the check box under the tool.

To generate SDC timing constraints for IP cores:

- 1. Configure and generate the IP Core.
 - 1.1. From the Constraint Manager's Timing tab, click Derive Constraints (Constraint Manager > Timing > Derive Constraints).

The Constraint Manager generates the <root>_derived_constraints.sdc file and places it in the Timing Tab along with other user SDC constraint file.

2. When prompted for a Yes or No on whether or not you want the Constraint Manager to associate the derived SDC file to Synthesis, Place and Route, and Timing Verification automatically, click Yes to accept automatic association or No, and then check or uncheck the appropriate check box for tool association. Microchip recommends the <root>_derived_constraints.sdc be always associated with all three tools: Synthesis, Place and Route, and Verify Timing. Before running SynplifyPro Synthesis, associate the <root>_derived_constraints.sdc file with Synthesis and Place and Route. This will ensure that the design objects (such as nets and cells) in the <root>_derived_constraints.sdc file are preserved

during the synthesis step and the subsequent Place and Route step will not error out because of design object mismatches between the post-synthesis netlist and the <root> derived constraints.sdc file.

Note: Full hierarchical path names are used to identify design objects in the generated SDC file. The **Derive Constraints** button is available for HDL-based, SmartDesign-based, and System Builder- based design flows. It is not available for Netlist Designs (**Project > Project Settings > Design Flow > Enable Synthesis** [not checked]).

5.10 Constraint Manager – Floor Planner Tab

The Floor Planner tab allows you to manage floorplanning constraints. Floorplanning constraints files (PDC) have the *.pdc file extension and are placed in the <Project_location>\constraint\fp folder.

Available actions are:

- New Creates a new floorplanning PDC file and saves it into the <Project_location>\constraint\fp folder.
- **Import** Imports an existing floorplanning PDC file into the Libero SoC project. The floorplanning PDC file is copied into the <Project_location>\constraint\fp folder.
- Link Creates a link in the project's constraint folder to an existing floorplanning PDC file (located and maintained outside of the Libero SoC project).
- Edit Opens the <u>Chip Planner</u> tool to modify the floorplanning PDC file(s) associated with the Place and Route tool.
- **View** Opens the Chip Planner tool to view the floorplanning PDC file(s) associated with the Place and Route tool. You cannot save/commit any changes made to the constraints file. However, you can export the PDC file(s) using Chip Planner.
- Check Checks the legality of the PDC file(s) associated with the Place and Route tool against the gate level netlist.

When the Chip Planner tool is invoked or the constraint check is performed, all files associated with the Place and Route tool are passed for processing.

When you save your edits in the Chip Planner tool, the floorplanning PDC files affected by the change are updated to reflect the change you made in the Chip Planner tool. New floorplanning constraints that you add in the Chip Planner tool are written to the *Target* file (if a target file has been set) or written to a new PDC file (if no file is set as target) and stored in the cproject>

Figure 5-26. Constraint Manager – Floor Planner Tab

New Import	Unk	Edit View Check Help	<u>1</u>
		Place and Route	
straint\fp\test.pdc		₽ 2	

Right-click the floorplanning PDC files to access the available actions:

- Set/Unset as Target Sets or clears the selected file as the target to store new constraints created in the Chip Planner tool. Newly created constraints only go into the target constraint file. Only one file can be set as target. This option is not available for linked files.
- **Open in Text Editor** Opens the selected constraint file in the Libero Text Editor.
- **Clone** Copies the file to a file with a different name. The original file name and its content remain intact. This option is not available for linked files.
- Rename Renames the file to a different name. This option is not available for linked files.
- Copy File Path Copies the file path to the clipboard.
- **Delete** Deletes the selected file from the project and from the disk. This option is not available for linked files.
- **Unlink** Removes the linked file from the project. The original file is untouched. This option is only available for linked files.

• Unlink: Copy file locally – Removes the link and copies the file into the <Project_location>\constraint\fp folder. This option is only available for linked files.

5.10.1 File and Tool Association

Each floorplanning constraint file can be associated or disassociated to the Place and Route tool. Click the check box under **Place and Route** to associate/disassociate the file from the tool.

When a file is associated, Libero passes the file to the tool for processing.

5.10.1.1 See Also

Chip Planner User Guide

5.11 Constraint Manager – Netlist Attributes Tab

The Netlist Attributes tab allows you to manage netlist attribute constraints to optimize your design during the synthesis and/or compile process. Timing constraints should be entered using SDC files managed in the Timing tab. Netlist Attribute constraints files are placed in the <Project_location>\constraint folder. Libero SoC manages two types of netlist attributes:

- FDC constraints are used to optimize the HDL design using Synopsys SynplifyPro synthesis engine and have the *.fdc extension.
- NDC constraints are used to optimize the post-synthesis netlist with the Libero SoC compile engine and have the *.ndc file extension.

Available operations are:

- **New** Creates a new FDC or NDC netlist attribute constraints file in the <Project_location>\constraint folder.
- Import Imports an existing FDC or NDC netlist attribute constraints file into the Libero SoC project. The FDC or NDC netlist attribute constraints file is copied into the <Project_location>\constraint folder.
- Link Creates a link in the project's constraint folder to an existing FDC or NDC netlist attribute constraints file (located and maintained outside of the Libero SoC project).
- Check Checks the legality of the FDC and NDC file(s) associated with the Synthesis or Compile tools. When the constraint check is performed, all files associated with the Synthesis or Compile tools are passed for processing.

Figure 5-27. Constraint Manager – Netlist Attributes Tab

New Import	Link Check - Help	Î 🛃
	Synthesis	
constraint\test.fdc		
constraint\my.ndc		

Right-click the FDC or NDC files to access the available actions:

- Open in Text Editor Opens the selected constraint file in the Libero SoC Text Editor.
- **Clone** Copies the file to a file with a different name. The original file name and its content remain intact. This option is not available for linked files.
- Rename Renames the file to a different name. This option is not available for linked files.
- Copy File Path Copies the file path to the clipboard.
- Delete Deletes the file from the project and from the disk. This option is not available for linked files.
- **Unlink** Removes the linked file from the project. The original file is untouched. This option is only available for linked files.
- Unlink: Copy file locally Removes the link and copies the file into the <Project_location>\constraint folder. This option is only available for linked files.

5.11.1 File and Tool Association

Each netlist attributes constraint file can be associated with or disassociated from the Synthesis tool.

Click the check box under **Synthesis** (Compile) to associate/disassociate the file from Synthesis (Compile). When a file is associated, Libero passes the file to Synthesis (Compile) for processing when Synthesis is run.

When Synthesis is ON (**Project > Project Settings > Design Flow > Enable synthesis** [checked]) for a project, the Design Flow Synthesis action runs both the synthesis engine and the post-synthesis compile engine.

When Synthesis is OFF (**Project > Project Settings > Design Flow > Enable synthesis** [not checked]) for a project, the Design Flow Synthesis action is replaced by the Compile action and runs the compile engine on the gate-level netlist (EDIF or Verilog) available in the project.

Note: Linked files in constraint manager are shown with relative path if relative option is set for linked files. When a constraint file is missing during environment variable change or a path in an environment variable changes, the constraint manager does show any broken links. Therefore, if a constraint file is missing, an error message appears in the log window if the user tries to access the file.

Figure 5-28. File and Tool Association

Reports & X Constraint Manager & X StartPage & X		-
I/O Attributes Timing Pioor Planner Netlist Attributes		
New Import Link Edit Torock	Derive Constraints Coverage V Help	Save Decard 🛧 🗲
	Synthesis Place and Route Timing Verification	
S(MSCC_ROOT_1).SourceFiles\constraints\sdc\myconst_1_empty.sdc constraint\myconst_2_empty.sdc		

6. Implement Design

6.1 Synthesize

There are two ways to run synthesis using the synthesis tool:

- Run synthesis on your design with the default settings specified in the synthesis tool: Double-click Synthesize.
- Run the synthesis tool interactively: Right-click **Synthesize** and choose **Open Interactively**. If you open the tool interactively, you must complete synthesis from within the synthesis tool.

The default synthesis tool included with Libero SoC is Synplify Pro ME. If you want to use a different synthesis tool, you can change the settings in your Tool Profiles.

You can organize input synthesis source files via the Organize Source Files dialog box.

6.1.1 Synthesize Options

You can set or change synthesis configuration options for your synthesis tool using the Synthesize Options dialog box.

To display this dialog box, expand **Implement Design** in the Design Flow window, right-click **Synthesize**, and choose **Configure Options**.

Figure 6-1. Synthesize Options Dialog Box	Figure 6-1.	Synthesize	Options	Dialog	Box
---	-------------	------------	---------	--------	-----

Synthesize Options		?	×
-Global Nets			
Minimum number of clock pins:	2		0
Minimum number of asynchronous pins:	12		
Minimum fanout of non-clock nets to be kept on globals:	5000		
Number of global resources:	16		
Maximum number of global nets that could be demoted to row-globals:	16		
Minimum fanout of global nets that could be demoted to row-globals:	300		
Detect Clock Domain Crossings			
Minimum number of synchronizer registers: 2			
Optimizations			
Enable retiming			
RAM optimized for:	ΟL	ow power	
Map seq-shift register components to:			
Additional options for SynplifyPro synthesis Script file: D:/synthesize.td			
Additional options:			
Help	ок	Canc	el

6.1.2 HDL Synthesis Language Settings

HDL Synthesis language options are no longer specified in this dialog box. Please refer to <u>Project Settings:</u> <u>Design</u> <u>Flow Options.</u>

6.1.3 Global Nets (Promotions and Demotions)

Use the following options to specify to the Synthesis tool the threshold value beyond which the Synthesis tool promotes the pins to globals:

Note: You cannot use these options to control hardwired connections to global resources, such as CCC hardwired connections to GB and I/O hardwired connections to GB.

Option	Description
Minimum number of clock pins	Threshold value for Clock pin promotion. Default: 2
Minimum number of asynchronous pins	Threshold value for Asynchronous pin promotion. This option is not available for RT4G150_ES devices. Default: 12 (for all devices of SmartFusion2 and IGLOO2 families and RT4G150 device of the RTG4 family)
Minimum fanout of non-clock nets to be kept on globals	Threshold value for data pin promotion to global resources. This value is the minimum fanout of non-clock (data) nets to be kept on globals (no demotion). Range: 1000 - 200000 Default: 5000
Number of global resources	Controls the number of Global resources you want to use in your design. Default: Displays the number of available global resources for the device you have selected for the project and varies with different device sizes.
Maximum number of global nets that could be demoted to row-globals	Maximum number of global nets that could be demoted to row-globals. Range: 0 - 50 Default: 16
Minimum fanout of global nets that could be demoted to row-globals	Minimum fanout of global nets that could be demoted to row-global. It is undesirable to have high fanout nets demoted using row globals because it may result in high skew. If you run out of global routing resources for your design, reduce this number to allow more globals to be demoted to Row Globals or select a bigger device for your design. Range: 25 - 5000 Default: 300
Detect Clock Domain Crossings	Enable this option to detect all clock domain crossings (CDC) in the RTL design that have paths either between two asynchronous clocks or two synchronous clocks but with a false path or max-delay constraint. For each crossing, analyze if the RTL design contains a control or data synchronizer circuit and report if it is considered "safe" according to the minimum requirements you specify below. The option is checked by default.
	Minimum number of synchronizer registers:
	Range: 2 - 9
	Default: 2

Table 6-1. Global Nets Options

The generated CDC report will not contain any synchronizer circuits formed with macros instantiated from the catalog. The report will contain all CDC inferred from the RTL design and explain the reason(s) of why a synchronizer is considered "unsafe":

- No synchronizer circuit detected
 - In case of control signals (reset, enable, and set) on first and second of sync registers are not matching.
 - Combinational logic between the first and second register synchronizers.
 - Diversion between first and second register synchronizers (i.e., the fanout is greater than one).
 - Only one register in the synchronizer circuit.
- Number of register levels in synchronizer logic is less than the specified threshold.
- Combinational logic detected at clock domain crossing.
 - Combinational logic is present between the source register (start instance) and the destination register (end instance) at the crossover.
- Divergence detected in the crossover path.
 - Source register (start instance) has fanout greater than one at the crossover.
- · Enable signal for synchronizer registers does not have a safe crossing.
 - Enable of data synchronizer doesn't have a safe synchronizer circuit.
- · Sources from different domains in fanin.
 - The destination is driven by multiple registers from different clock domains and are asynchronous to the destination register clock domain.
- Synchronizer registers have synchronous reset or set as control signal.
 - The Synchronizer registers have a synchronous set or reset even if shared by all. This is tagged as unsafe since the reset logic can move to the data path instead of connecting to the reset port of the register and hence leads to metastability.

6.1.4 Optimizations

Enable retiming – Check this box to enable Retiming during synthesis. Retiming is the process of automatically moving registers (register balancing) across combinational gates to improve timing, while ensuring identical logic behavior. The default is no retiming during synthesis.

RAM optimized for:

Use this option to guide the Synthesis tool to optimize RAMs to achieve your design goal.

- **High speed** RAM Optimization is geared towards Speed. The resulting synthesized design achieves better performance (higher speed) at the expense of more dynamic power.
- Low power RAM Optimization is geared towards Low Power. RAMs are inferred and configured to ensure the lowest power consumption.

6.1.5 Additional options for Synplify Pro synthesis

The following table describes additional options for SynplifyPro Synthesis.

Table 6-2. Additional Options for SynplifyPro Synthesis

Option	Description
Script File	Click the Browse (button to navigate to a Synplify Tcl file that contains the SynplifyPro-specific options. Libero passes the options in the Tcl file to SynplifyPro for processing.
Additional Options	Enter additional Synplify options. Place each option on a separate line. Libero passes these additional options "as-is" to SynplifyPro for processing, without checking syntax. All of these options are set on the Active Implementation only. Note: Options from the Additional Options Editor have priority over Tcl Script file options if they are the same.

Recommended Synthesis Tcl Options

You can add or modify the following list of recommended Synthesis Tcl options in the Tcl Script File or Additional Options Editor.

set ontion	-use fsm explorer 0/1
	-frequency 200.000000
	-write verilog 0/1
	-write vhdl 0/1
	-resolve multiple driver 1/0
	-rw_check_on_ram 0/1
	-auto_constrain_io_0/1
	-run_prop_extract 1/0
	-default_enum_encoding default/onehot/sequential/gray
	-maxfan 30000
	-report_path 5000
	-update_models_cp 0/1
	-preserve_registers 1/0
set_option	-continue_on_error 1/0
set option	-symbolic fsm compiler 1/0
set option	-compiler compatible 0/1
set option	-resource sharing 1/0
set option	-write apr constraint 1/0
set option	-dup 1/0
set option	-enable64bit 1/0
set option	-fanout limit 50
	-frequency auto
	-hdl define SLE INIT=2
	-hdl param -set "width=8"
	-looplimit 3000
	-fanout guide 50
	-maxfan hard 1/0
	-num critical paths 10
	-safe case 0/1
Sec_option	Sale_Case V/1

Entering Additional Options

Any additional options can be entered through the Script File or Additional Options Editor. All of these options can be added and modified outside of Libero through interactive SynplifyPro.

Refer to the *SynplifyPro Reference Manual* for detailed information about the options and supported families. The following options are already set by Libero. Do not include them in the additional options field or Script File:

```
add file <*>
impl <*>
project_folder <*>
add folder <*>
constraint file <*>
project <*>
project file <*>
open_file <*>
set option -part
set option -package
set option -speed grade
set option -top_module
set_option -technology
set option -opcond
set_option -vlog_std
set_option -vhdl2008
set_option -disable_io_insertion
set_option -async_globalthreshold
set_option -clock_globalthreshold
set option -globalthreshold
set option -low power ram decomp
set option -retiming
```

6.1.6 Synplify Pro ME

Synplify Pro ME is the default synthesis tool for Libero SoC.

To run synthesis using Synplify Pro ME and default settings, right-click **Synthesize** and choose **Run**. If you wish to use custom settings you must run synthesis interactively.

To run synthesis using Synplify Pro ME with custom settings:

- 1. If you have set Synplify as your default synthesis tool, right-click **Synthesize** in the Libero SoC Design Flow window and choose **Open Interactively**. Synplify starts and loads the appropriate design files, with a few pre-set default values.
- 2. From Synplify's **Project** menu, choose **Implementation Options**.
- 3. Set your specifications and click **OK**.
- 4. Deactivate synthesis of the defparam statement. The defparam statement is only for simulation tools and is not intended for synthesis. Embed the defparam statement in between **translate_on** and **translate_off** synthesis directives as follows:

```
/* synthesis translate_off */
defparam M0.MEMORYFILE = "meminit.dat"
/*synthesis translate_on */
// rest of the code for synthesis
```

- 5. Click the **RUN** button. Synplify compiles and synthesizes the design into an HDL netlist. The resulting *.vm files are visible in the Files list, under **Synthesis Files**. If errors appear after you click the **Run** button, you can edit the file using the Synplify editor. Double-click the file name in the Synplify window showing the loaded design files. Any changes you make are saved to your original design file in your project.
- 6. From the **File** menu, choose **Exit** to close Synplify. A dialog box asks you if you would like to save any settings that you have made while in Synplify. Click **Yes**.

Note: For a list of attributes related to Microchip devices, see the Microchip Attribute and Directive Summary in the Synplify online help.

Note: To add a clock constraint in Synplify add n:<net_name>"to your SDC file. If you add net_name only, it does not work.

6.1.7 Identify Debug Design

Libero SoC integrates the Identify RTL debugger tool. It enables you to probe and debug your FPGA design directly in the source RTL. Use Identify software when the design behavior after programming is not in accordance with the simulation results.

To open the Identify RTL debugger, in the Design Flow window under Debug Design double-click **Instrument Design**.

Identify features:

- Instrument and debug your FPGA directly from RTL source code.
- Internal design visibility at full speed.
 - Incremental iteration Design changes are made to the device from the Identify environment using incremental compile. You iterate in a fraction of the time it takes route the entire device.
 - Debug and display results You gather only the data you need using unique and complex triggering mechanisms.

You must have both the Identify RTL Debugger and the Identify Instrumentor to run the debugging flow outlined below.

To use the Identify Instrumentor and Debugger:

- 1. Create your source file (as usual) and run pre-synthesis simulation.
 - 1.1. (Optional) Run through an entire flow (Synthesis Compile Place and Route Generate a Programming File) without starting Identify.
- 2. Right-click Synthesize and choose Open Interactively in Libero SoC to launch Synplify.
- 3. In Synplify, click Options > Configure Identify Launch to setup Identify.
- 4. In Synplify, create an Identify implementation; to do so, click **Project > New Identify Implementation**.
- In the Implementations Options dialog, make sure the Implementation Results > Results Directory points to a location under <libero project>\synthesis\, otherwise Libero SoC is unable to detect your resulting EDN Netlist file.

- 6. From the Instrumentor UI specify the sample clock, the breakpoints, and other signals to probe. Synplify creates a new synthesis implementation. Synthesize the design.
- In Libero SoC, run Synthesis, Place and Route and Generate a Programming File. Note: Libero SoC works from the edit netlist of the current active implementation, which is the implementation you created in Synplify for Identify debug.
- 8. Double-click Identify Debug Design in the Design Flow window to launch the Identify Debugger.

The Identify RTL Debugger, Synplify, and FlashPro must be synchronized in order to work properly. See the Release Notes for more information on which versions of the tools work together.

6.2 Verify Post-Synthesized Design

6.2.1 Generate Simulation File

This step generates the post-synthesis *.v Verilog or *.vhd VHDL netlist for post-synthesis simulation. Post-synthesis simulation verifies the post-synthesis implementation of the design.

The netlist file is located in the synthesis folder of the project. Libero SoC passes this file to the simulator for the post-synthesis simulation run. This step must be preceded by a successful synthesis. If synthesis is not yet run, generating Simulation Files initiates a synthesis run automatically as a requirement to this step.

6.2.2 Verify Post-Synthesis Implementation - Simulate

The steps for performing <u>functional</u> (post-synthesis) and timing (post-layout) simulation are nearly identical. Functional simulation is performed before place-and-route and simulates only the functionality of the logic in the design. Timing simulation is performed after the design has gone through place-and-route and uses timing information based on the delays in the placed and routed designs.

To perform functional simulation:

- 1. If you have not done so, back-annotate your design and create your testbench.
- 2. Right-click **Simulate** (in the Design Flow window, Implement Design > Verify Post-Synthesis Implementation
 - Simulate) and choose Organize Input Files > Organize Simulation Files from the right-click menu.
 In the Organize Files for Source dialog box, all stimulus files in the current project appear in the Source
 Files in the Project list box. Files already associated with the block appear in the Associated Source Files list box.

In most cases you will only have one testbench associated with your block. However, if you want simultaneous association of multiple testbench files for one simulation session, as in the case of PCI cores, add multiple files to the Associated Source Files list.

To add a testbench: Select the testbench you want to associate with the block in the Source Files in the Project list box and click **Add** to add it to the Associated Source Files list.

To remove a testbench: To remove or change the file(s) in the Associated Source Files list box, select the file(s) and click **Remove**.

To order testbenches: Use the up and down arrows to define the order you want the testbenches compiled. The top level-entity should be at the bottom of the list.

- 3. When you are satisfied with the Associated Simulation Files list, click **OK**.
- 4. To start ModelSim ME, right-click **Simulate** in the Design Hierarchy window and choose **Open Interactively**. ModelSim starts and compiles the appropriate source files. When the compilation completes, the simulator runs for 1 □s and the Wave window opens to display the simulation results.
- 5. Scroll in the Wave window to verify the logic works as intended. Use the cursor and zoom buttons to zoom in and out and measure timing delays.
- 6. When you are done, from the **File** menu, choose **Quit**.

6.3 Configure Flash*Freeze

Opens the Flash*Freeze Hardware Settings dialog box. For more information about Flash*Freeze mode, see the SmartFusion2 and IGLOO2 Low Power Design User's Guide.

The fabric SRAMs — both the Large SRAM (LSRAM) instances of RAM1xK18 and the Micro SRAM (uSRAM) instances of RAM64x18 — can be placed into Suspend Mode or Sleep Mode. These SRAMs are grouped in rows in Libero SoC devices.

6.3.1 uRAM/LSRAM State

Sleep - Sets to Sleep; LSRAM and uSRAM contents are not retained.

Suspend - Sets to Suspend; LSRAM and uSRAM contents are retained.

6.3.2 MSS Clock Source

The lower the frequency the lower the power will be. But for some peripherals that can remain active (such as SPI or MMUART), you may need a higher MSS clock frequency (such as to meet the baud rate for MMUART).

Options are:

- On-Chip 1 MHz RC Oscillator
- · On-Chip 50 MHz RC Oscillator

6.4 Configure Register Lock Bits

For SmartFusion2, IGLOO2, and RTG4 devices, use the Register Lock Bits Configuration tool to lock MSS, SERDES, and FDDR configuration registers to prevent them from being overwritten by Masters that access these registers. The register lock bits are set in a text file (*.txt) and imported into a SmartFusion2/IGLOO2 project.

1. From the Design Flow window, click **Configure Register Lock Bits** to display the Register Lock Bits Setting dialog box.

Figure 6-2. Register Lock Bits Settings Dialog Box

Conjeter Lode Bite Files	[D
tegister Lock Bits File:	Browse.

2. Click the **Browse** button to navigate to a text (*.txt) file that contains the Register Lock Bit settings.

6.4.1 Register Lock Bit Text File Template

An initial Configuration Lock Bit file can be generated from the Design Flow window (**Design Flow window > Generate FPGA Array Data**).

The file is named <proj_location>/designer/<root>_init_config_lock_bits.txt. This is the initial and the default Lock Bit Configuration File. Use this file as a template to make changes. Modify it to ensure that the lock bits are set to "0" for all register bits you want to lock. Save the file as a *.txt file with a different name and import the file into the project using the Register Lock Bit Settings dialog box (**Design Flow window > Configure Register Lock Bits**).

6.4.2 Register Lock Bit File Syntax

A valid entry in the Lock Bit Configuration file is defined as a <lock_parameters> < lock bit value> pair.

 If the lock bit is for a register, the parameter name is defined as: <Physical block name>_<register name>_LOCK • If the lock bit is for a field, the parameter name is defined as: <Physical block name>_<register name>_<field name>_LOCK

The physical block name can vary with device family and device (see the following table).

Table 6-3.	Physical	Block Names
------------	----------	--------------------

Family	Name
SmarftFusion2 and IGLOO2 devices	 MSS FDDR SERDES_IF_x (where x is 0,1,2,3 to indicate the physical SERDES location) for SmartFusion2 and IGLOO2 010/025/050/150 devices SERDES_IF2 060/090 devices (only one SERDES block per device for SmartFusion2 and IGLOO2 devices)
RTG4 devices	 FDDR_E FDDR_W PCIEx (where x is 0,1 to indicate the physical SERDES location) NPSSx (where x is 0,1,2,3 to indicate the physical SERDES location)

Setting the lock bit value to '1' indicates that the register can be written. Setting it to "0" indicates that the register cannot be written (locked). Lines starting with "#" or ";" are comments. Empty lines are permitted in the Lock Bit Configuration file.

Figure 6-3. Lock Bit Configuration File

Register Lock Bits Configuration File for MSS, SERDES(\$) and Fabric DDR # Microsemi Corporation - Microsemi Libero Software Release v11.7 SP1 (Version 11.7.1.2) # Date: Tue Mar 29 13:24:54 2016

# sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_0	50 TP
<pre># sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_0 MSS_ESRAM_CONFIG_LOCK MSS_ENAM_CALAT_LOCK MSS_ENAM_CONFIG_LOCK MSS_ENAM_CONFIG_LOCK MSS_ENAM_CONFIG_LOCK MSS_ENAM_CONFIG_LOCK MSS_CC_CONFIG_LOCK MSS_CC_CACHEREGION_LOCK MSS_CC_LOCKBASEADDR_LOCK MSS_CC_FLUSHINDX_LOCK MSS_DORB_NB_ADR_LOCK MSS_DORB_NB_SIZE_LOCK MSS_DORB_NB_SIZE_LOCK MSS_DORB_NB_SIZE_LOCK MSS_DORB_CONFIG_LOCK MSS_DORB_CONFIG_LOCK MSS_DORE_NB_SIZE_LOCK MSS_DORE_CONFIG_LOCK MSS_SOFTRESTE_WEIGHT_CONFIG1_LOCK MSS_SOFTRESTE_NAMD_SOFTREST_LOCK MSS_SOFTREST_ENAMD_SOFTREST_LOCK MSS_SOFTREST_ENAMD_SOFTREST_LOCK MSS_SOFTREST_ENAMO_SOFTREST_LOCK MSS_SOFTREST_ST_SAMO_SOFTREST_LOCK MSS_SOFTREST_ST_SAMO_SOFTREST_LOCK MSS_SOFTREST_ST_SAMO_SOFTREST_LOCK MSS_SOFTREST_ST_SAMO_SOFTREST_LOCK MSS_SOFTREST_TIMER_SOFTREST_LOCK MSS_SOFTREST_ST_SAMO_SOFTREST_LOCK MSS_SOFTREST_ST_SAMO_SOFTREST_LOCK MSS_SOFTREST_ST_SAMO_SOFTREST_LOCK MSS_SOFTREST_ST_SAMO_SOFTREST_LOCK MSS_SOFTREST_GASPI1_SOFTREST_LOCK MSS_SOFTREST_GASPI1_SOFTREST_LOCK MSS_SOFTREST_GASPI1_SOFTREST_LOCK MSS_SOFTREST_CASPI1_SOFTREST_LOCK MSS_SOFTREST_CASPI1_SOFTREST_LOCK MSS_SOFTREST_CASPI1_SOFTREST_LOCK MSS_SOFTREST_CASPI1_SOFTREST_LOCK MSS_SOFTREST_CASPI1_SOFTREST_LOCK MSS_SOFTREST_CAN_</pre>	ō
MSS ESDAM MAY LAT LOCK	1
MSS DOP CONETC LOCK	î
MSS ENAN CONFIG LOCK	ô
NEE ENIM DEMAD BASE LOCK	1
MEE ENIN EAR DEMAD LOCK	î
NSS_CC_CONSTC_LOCK	ô
HSS_CC_COMPTO_LOCK	1
MSS_CC_LOCKPASEADDD LOCK	1
NEE CC ELIENTNON LOCK	ô
MEE DOOP BUE TIVED LOCK	1
MEE DOOR NO 100 LOCK	i
MSS_DURD_ND_AUR_LUCK	ò
MSS_DURB_ND_SIZE_LOCK	1
MSS_DDRB_CONFIG_LOCK	1
MSS_EDAC_ENABLE_LOCK	1
MSS_MASTER_WEIGHT_CONFIGU_LOCK	1
MSS_MASTER_WEIGHT_CONFIGI_LOCK	1
MSS_SOFT_INTERRUPT_LOCK	1
MSS_SOFTRESET_ENVMO_SOFTRESET_LOCK	1
MSS_SOFTRESET_ENVM1_SOFTRESET_LOCK	1
MSS_SOFTRESET_ESRAMU_SOFTRESET_LOCK	1
MSS_SOFTRESET_ESRAMI_SOFTRESET_LOCK	1
MSS_SOFTRESET_MAC_SOFTRESET_LOCK	1
MSS_SOFTRESET_PDMA_SOFTRESET_LOCK	1
MSS_SOFTRESET_TIMER_SOFTRESET_LOCK	1
MSS_SOFTRESET_MMUARTU_SOFTRESET_LOCK	1
MSS_SOFTRESET_MMUART1_SOFTRESET_LOCK	1
MSS_SOFTRESET_G4SP10_SOFTRESET_LOCK	1
MSS_SOFTRESET_G4SPI1_SOFTRESET_LOCK	1
MSS_SOFTRESET_I2CO_SOFTRESET_LOCK	1
MSS_SOFTRESET_I2C1_SOFTRESET_LOCK	1
MSS_SOFTRESET_CAN_SOFTRESET_LOCK	1
MSS_SOFTRESET_USB_SOFTRESET_LOCK	1
MSS_SOFTRESET_COMBLK_SOFTRESET_LOCK	1
MSS_SUPTRESET_PPGA_SUPTRESET_LOCK	-
MSS_SOFTRESET_HPDMA_SOFTRESET_LOCK	1
MSS_SOFTRESET_FIC32_0_SOFTRESET_LOCK	1
MSS_SOFTRESET_FIC32_1_SOFTRESET_LOCK	1
MSS_SOFTRESET_MSS_GPIO_SOFTRESET_LOCK	1
MSS_SOFTRESET_MSS_GPOUT_7_0_SOFT_RESET_LOCK	1
MSS_SOFTRESET_MSS_GPOUT_15_8_SOFT_RESET_LOCK	1
MSS_SOFTRESET_MSS_GPOUT_23_16_SOFT_RESET_LOCK	1
MSS_SOFTRESET_MSS_GPOUT_31_24_SOFT_RESET_LOCK	1
MSS_SOFTRESET_MDDR_CTLR_SOFTRESET_LOCK	1
MSS_SOFTRESET_MDDR_FIC64_SOFTRESET_LOCK	1
NSC M3 CONCTO LOCK	1

6.4.3 Validating the Register Lock Bits Configuration File

During Map File generation (**Design Flow window > Generate FPGA Array Data**), Libero SoC validates the Register Lock Bit Configuration file and displays the following error messages if it encounters an issue.

Table 6-4. Error Messages

Error Message	Description
Error: Invalid parameter name ' <param/> ' while reading register lock bits configuration file <file name=""></file>	Libero SoC found an invalid parameter name in the file specified.
Error: Invalid value ' <value>' for parameter '<param/>' while reading register lock bits configuration file <file name></file </value>	Libero SoC found an invalid parameter value in the file specified.
Error: Parameter ' <param/> ' cannot be set to '1', while reading register lock bits configuration file <file name=""></file>	The value of SERDES register fields *K_BRIDGE_SPEED is set by the SERDES Configurator to "0" and cannot be changed. It is illegal to change the value to "1".
Error: Parameter ' <param/> ' cannot be set to '1', while reading register lock bits configuration file <file name=""></file>	The value of SERDES register fields *K_BRIDGE_SPEED is set by the SERDES Configurator to "0" and cannot be changed. It is illegal to change the value to "1".

6.5 Constraint Flow in Implementation

6.5.1 Design State Invalidation

The Libero SoC Design Flow window displays status icons to indicate the status of the design state. For any status other than a successful run, the status icon is identified with a tooltip to give you additional information.

Status Icon	Tooltip	Description	Possible Causes/Remedy
N/A	Tool has not run yet.	NEW state	Tool has not run or it has been cleaned.
V	Tool runs successfully.	Tool runs with no errors. PASS state.	N/A
M	Varies with the tool.	Tool runs but with Warnings.	Varies with the tool (e.g., for the Compile Netlist step, not all I/Os have been assigned and locked).
8	Tool Fails.	Tool fails to run.	Invalid command options or switches, invalid design objects, invalid design constraints.
<u> </u>	Design State is Out of Date.	Tool state changes from PASS to OUT OF DATE.	Since the last successful run, design source design files, constraint files or constraint file/tool association, constraint files order, tool options, and/or project settings have changed.
×	Timing Constraints have not been met.	Timing Verification runs successfully but the design fails to meet timing requirements.	Design fails Timing Analysis. Design has either set- up or hold time violations or both.

6.5.2 Constraints and Design Invalidation

A tool in the Design Flow changes from a PASS state (green check mark) to an OUT OF DATE state when a source file or setting affecting the outcome of that tool has changed.

The out-of-date design state is identified by the ⁴ icon in the Design Flow window. Sources and/or settings are defined as:

- HDL sources (for Synthesis), gate level netlist (for Compile), and Smart Design and System Builder components
- Design Blocks (*.cxz files) low-level design units which may have completed Place and Route and re-used as components in a higher-level design
- Constraint files associated with a tool
- Upstream tools in the Design Flow:
 - If the tool state of a Design Flow tool changes from PASS to OUT OF DATE, the tool states of all the tools below it in the Design Flow, if already run and are in PASS state, also change to OUT OF DATE with appropriate tooltips. For example, if the Synthesis tool state changes from PASS to OUT OF DATE, the tool states of Place and Route tool as well as all the tools below it in the Design Flow change to OUT OF DATE.
 - If a Design Flow tool is CLEANED, the tool states of all the tools below it in the Design Flow, if already run, change from PASS to OUT OF DATE.
 - If a Design Flow tool is rerun, the tool states of all the tools below it in the Design Flow, if already run, are CLEANED.
- Tool Options
 - If the configuration options of a Design Flow tool (right-click the tool and choose Configure Options) are modified, the tool states of that tool and all the other tools below it in the Design Flow, if already run, are changed to OUT OF DATE with appropriate tooltips.
- Project Settings:
 - Device selection
 - Device settings
 - Design Flow
 - Analysis operating conditions

Setting Changed	Applicable Families	Note	Design Flow Tools Affected	New State of the Affected Design Flow Tools
Family	SmartFusion2, IGLOO2, RTG4	Part# is changed	N/A since family cannot be changed once a root is created	N/A
Die	SmartFusion2, IGLOO2, RTG4	Part# is changed	All	CLEANED/NEW
Package	SmartFusion2, IGLOO2, RTG4	Part# is changed	All	CLEANED/NEW
Speed	SmartFusion2, IGLOO2, RTG4	Part# is changed	All	CLEANED/NEW
Core Voltage	SmartFusion2, IGLOO2, RTG4	Part# is changed	All	CLEANED/NEW
Range	SmartFusion2, IGLOO2, RTG4	Part# is changed	All	CLEANED/NEW
Default I/O Technology	SmartFusion2, IGLOO2, RTG4		Synthesize, and all tools below it	OUT OF DATE
Reserve Pins for Probes	SmartFusion2, IGLOO2, RTG4		Place and Route, and all tools below it	OUT OF DATE
Reserve Pins for Device Migration [*]	SmartFusion2, IGLOO2, RTG4		Place and Route and all tools below it	OUT OF DATE

Libero SoC® v2021.1

Implement Design

continued				
Setting Changed	Applicable Families	Note	Design Flow Tools Affected	New State of the Affected Design Flow Tools
PLL Supply Voltage (V)	SmartFusion2, IGLOO2		Verify Power, Generate FPGA Array Data and all other "Program and DebugDesign" tools below it	OUT OF DATE
Power On Reset Delay	SmartFusion2 IGLOO2		Generate FPGA Array Data and all other "Program and Debug Design" tools below it	OUT OF DATE
System controller suspended mode	SmartFusion2, IGLOO2		Generate FPGA Array Data and all other "Program and Debug Design" tools below it	OUT OF DATE
Preferred Language	SmartFusion2, IGLOO2, RTG4		None	N/A
Enable synthesis	SmartFusion2, IGLOO2, RTG4		All	OUT OF DATE
Synthesis gate level netlist format	SmartFusion2, IGLOO2, RTG4		Synthesize	CLEANED/NEW
Design methodology (standalone initialization)	SmartFusion2 and IGLOO2		None	N/A
Reports (Maximum number of high fanout nets to be displayed)	SmartFusion2, IGLOO2, RTG4		None	N/A
Abort flow if errors are found in PDC	SmartFusion2, IGLOO2, RTG4		None	N/A
Abort flow if errors are found in SDC	SmartFusion2, IGLOO2, RTG4		None	N/A
Temperature range (C)	SmartFusion2, IGLOO2, RTG4		Verify Timing, Post Layout Simulate, and Verify Power	OUT OF DATE
Core voltage range (V)	SmartFusion2, IGLOO2, RTG4		Verify Timing, Post Layout Simulate, and Verify Power	OUT OF DATE
Default I/O voltage range	SmartFusion2, IGLOO2, RTG4		Verify Timing, Post Layout Simulate, and Verify Power	OUT OF DATE
Radiation (krad)	RTG4		Verify Timing, Post Layout Simulate, and Verify Power	OUT OF DATE

Libero SoC[®] v2021.1

Implement Design

continued			_	
Setting Changed	Applicable Families	Note		New State of the Affected Design Flow Tools
Enable Single Event Transient mitigation	RTG4		Synthesize and all tools below it	OUT OF DATE

These settings are set in the I/O Attributes tab of the Constraint Manager, not in the Project Settings.

Note: Cleaning a tool means the output files from that tool are deleted including log and report files, and the tool's state is changed to NEW.

6.5.3 Check Constraints

When a constraint file is checked, the Constraint Checker does the following:

- Checks the syntax
- Compares the design objects (pins, cells, nets, ports) in the constraint file versus the design objects in the netlist (RTL or post-layout ADL netlist). Any discrepancy (e.g., constraints on a design object which does not exist in the netlist) are flagged as errors and reported in the *_sdc.log file

6.5.4 Design State and Constraints Check

Constraints can be checked only when the design is in the right state.

Constraint Type	Check for Tools	Required Design State Before Checking	Check Result
I/O Constraints	Place and Route	Post-Synthesis	Reported in Libero Log Window
Floorplanning Constraints	Place and Route	Post-Synthesis	par_sdc.log
Timing Constraints	Synthesis	Pre-Synthesis	synthesis_sdc.log
	Place and Route	Post-Synthesis	par_sdc.log
	Timing Verification	Post-Synthesis	vt_sdc.log
Netlist Attributes	FDC Check	Pre-Synthesis	Libero Message Window
Netlist Attributes	NDC Check	Pre-Synthesis	Reported in Libero Log Window

If the check is made and the design flow has not reached the right state, the following message appears.

Information	X
Please run 'Synthesize' befo	re executing Check Operation

6.5.5 Edit Constraints

Click the **Edit with I/O Editor/Chip Planner/Constraint Editor** button to edit existing and add new constraints. Except for the Netlist Attribute constraints (*.fdc and *.ndc) file, which cannot be edited by an interactive tool, all

other constraint types can be edited with an Interactive Tool. The *.fdc and *.ndc files can be edited using the Libero SoC Text Editor.

The I/O Editor is the interactive tool to edit I/O Attributes, Chip Planner is the interactive tool to edit Floorplanning Constraints, and the Constraint Editor is the interactive tool to edit Timing Constraints.

For Timing Constraints that can be associated to Synthesis, Place and Route, and Timing Verification, you need to specify which group of constraint files you want the Constraint Editor to read and edit:

- Edit Synthesis Constraints reads associated Synthesis constraints to edit.
- Edit Place and Route Constraints reads only the Place and Route associated constraints.
- Edit Timing Verification Constraints reads only the Timing Verification associated constraints.

For the three SDC constraints files (a.sdc, b.sdc, and c.sdc, each with Tool Association shown in the following table) when the Constraint Editor opens, it reads the SDC file based on your selection and the constraint file/tool association.

Table 6-6. SDC Constraints File and Tool Associations

	Synthesis	Place and Route	Timing Verification
a.sdc		X	Х
b.sdc	Х	Х	
c.sdc [target]	X	X	X

• Edit Synthesis Constraints reads only the b.sdc and c.sdc when Constraint Editor opens.

- Edit Place and Route Constraints reads a.sdc, b.sdc and c.sdc when Constraint Editor opens.
 - Edit Timing Verification Constraints reads a.sdc and c.sdc when Constraint Editor opens.

Constraints in the SDC constraint file that are read by the Constraint Editor and subsequently modified by you will be written back to the SDC file when you save the edits and close the Constraint Editor.

When you add a new SDC constraint in the Constraint Editor, the new constraint is added to the c.sdc file, because it is set as target. If no file is set as target, Libero SoC creates a new SDC file to store the new constraint.

6.5.6 Constraint Type and Interactive Tool

Table 6-7. Constraint Type and Interactive Tools

Constraint Type	Interactive Tool For Editing	Design Tool the Constraints File is Associated	Required Design State Before Interactive Tool Opens for Edit		
I/O Constraints	I/O Editor	Place and Route Tool	Post-Synthesis		
Floorplanning Constraints	Chip Planner	Place and Route Tool	Post-Synthesis		
Timing Constraints	SmartTime Constraints Editor	Synthesis Tool Place and Route Timing Verification	Pre-Synthesis Post- Synthesis		
Netlist Attributes Synplify Netlist Constraint (*.fdc)	Interactive Tool Not Available. Open the Text Editor to edit.	Synthesis	Pre-Synthesis		
Netlist Attributes Compile Netlist Constraint (*.ndc)	Interactive Tool Not Available. Open the Text Editor to edit.	Synthesis	Pre-Synthesis		

Note: If the design is not in the proper state when **Edit with <Interactive tool>** is invoked, a pop-up message appears.



Note: When an interactive tool is opened for editing, the Constraint Manager is disabled. Close the Interactive Tool to return to the Constraint Manager.

6.6 Place and Route - SmartFusion2, IGLOO2, RTG4

Double-click Place and Route to run Place and Route on your design with the default settings.

6.6.1 Place and Route Options

To change your Place and Route settings from the Design Flow window, expand Implement Design, right-click

Place and Route and choose Configure Options. This opens the Layout Options dialog box.

Figure 6-4. Layout Options Dialog Box

Layout Options		?	X
Timing-driven			
Power-driven			
☐ I/O Register Com	bining		
🔽 High Effort Layou	t		
🗌 Repair Minimum D	elay Violations		
Use Multiple Passes			
Configure			

Libero SoC® v2021.1

Implement Design

Layout Options	?	\times
Timing-driven		
Power-driven		
I/O Register Combining		
High Effort Layout		
Repair Minimum Delay Violations		
Block Creation		
Block Creation Number of row-global resources 8		

Figure 6-5. Layout Options Dialog Box - with Block Flow enabled

6.6.2 Timing-Driven

Timing-Driven Place and Route is selected by default. The primary goal of timing-driven Place and Route is to meet timing constraints, specified by you or generated automatically. Timing-driven Place and Route delivers better performance than Standard Place and Route.

If you do not select Timing-driven Place and Route, timing constraints are not considered by the software, although timing reports based on timing constraints can still be generated for the design.

6.6.3 Power-Driven

Enable this option to run Power-Driven layout. The primary goal of power-driven layout is to reduce dynamic power while still maintaining timing constraints.

6.6.4 I/O Register Combining

Enable this option to combine any register directly connected to an I/O when it has a timing Constraint. Refer to the Rules for SmartFusion2 and IGLOO2 Devices in the topic I/O Register Combining.

6.6.5 High Effort Layout

Enable this option to improve the likelihood of achieving layout success. The layout runtime will increase if you select this option.

6.6.6 Repair Minimum Delay Violations

This option is enabled by default for SmartFusion2, IGLOO2, RTG4 devices.

Enable this option to instruct to repair Minimum Delay violations (Timing-Driven Place and Route option enabled). The Repair Minimum Delay Violations option, when enabled, performs an additional route that attempts to repair paths that have minimum delay and hold time violations. This is done by increasing the length of routing paths and inserting routing buffers to add delay to the top violating paths. If this option is enabled, the programmable delays through I/Os are adjusted to meet hold time requirements from input to registers. For register-to-register paths, buffers are inserted.

The Repair tool analyzes paths iteratively with negative minimum delay slacks (hold time violations) and chooses suitable connections and locations to insert buffers. Not all paths can be repaired using this technique, but many common cases will benefit.

Even when this option is enabled, it will not repair a connection or path which:

- Is a hardwired, preserved, or global net
- Has a sink pin which is a clock pin
- Is violating a maximum delay constraint (that is, the maximum delay slack for the pin is negative)
- May cause the maximum delay requirement for the sink pin to be violated (setup violations)
- Terminates at a register that is clocked by a Global Buffer driven by an MSIO or MSIOD (RTG4 only).RTG4 I/O
 delay taps cannot be used to fix hold violations for Global Buffers driven by an MSIO or MSIOD.

Typically, this option is enabled in conjunction with the Incremental Layout option when a design's maximum delay requirements have been satisfied.

Every effort is made to avoid creating max-delay timing violations on worst case paths.

Min Delay Repair produces a report in the implementation directory which lists all of the paths that were considered.

If your design continues to have internal hold time violations, you may wish to rerun repair Minimum Delay Violations (in conjunction with Incremental Layout). This will analyze additional paths.

6.6.7 Incremental Layout

Choose Incremental Layout to use previous placement data as the initial placement for the next run.

You can preserve portions of your design by employing Compile Points, which are RTL partitions of the design that you define before synthesis. The synthesis tool treats each Compile Point as a block which enables you to preserve its structure and timing characteristics. By executing Layout in Incremental Mode, locations of previously-placed cells and the routing of previously-routed nets is preserved. Compile Points make it easy for you to mark portions of a design as black boxes, and let you divide the design effort between designers or teams. For more information, see the <u>Synopsys FPGA Synthesis Pro ME User Guide</u>.

6.6.8 Use Multiple Pass

Check Multiple Pass to run multiple pass of Place and Route to get the best Layout result. Click **Configure** to specify the criteria you want to use to determine the best layout result. For details see <u>Multiple Pass Layout Configuration</u> (*SmartFusion2, IGLOO2, RTG4*).

6.6.9 Block Creation – Number of row-global resources

This option is available only when the Block Creation option is turned on (**Project > Project Settings > Design Flow > Enable Block Creation**). The value entered here restricts the number of row-global resources available in every half-row of the device. During Place and Route of the block, the tool will not exceed this capacity on any half-row. The default value is the maximum number of row-globals. If you enter a value lower than the maximum capacity (the default), the layout of the block will be able to integrate with the rest of the design if they consume the remaining row-global capacity.

6.6.9.1 See Also

Multiple Pass Layout Configuration (SmartFusion2, IGLOO2, RTG4). extended_run_lib

6.7 Multiple Pass Layout Configuration (SmartFusion2, IGLOO2, RTG4)

Multiple Pass Layout attempts to improve layout quality by selecting results from a few number of Layout passes. This is done by running individual place and route multiple times with varying placement seeds and measuring the best results for the specified criteria.

- Before running Multiple Pass Layout, save your design.
- Multiple Pass Layout is supported by all families.
- Multiple Pass Layout saves your design file with the pass that has the best layout results. If you want to preserve your existing design state, you should save your design file with a different name before proceeding. To do this, from the File menu, choose **Save As**.
- Four types of reports (timing, maximum delay timing violations, minimum delay timing violations, and power) for each pass are written to the working directory to assist you in later analysis:
 - <root_module_name>_timing_r<runNum>_s<seedIndex>.rpt
 - <root_module_name>_timing_violations_r<runNum>_s<seedIndex>.rpt
 - <root_module_name>_timing_violations_min_r<runNum>_s<seedIndex>.rpt
 - <root_module_name>_power_r<runNum>_s<seedIndex>.rpt
 - <root_module_name>_iteration_summary.rpt provides additional details about the saved files.

To configure your multiple pass options:

- 1. When running Layout, select Use Multiple Passes in the Layout Options dialog box.
- 2. Click **Configure**. The Multi-Pass Configuration dialog box appears.

Figure 6-6. Multi-Pass Configuration Dialog Box

L' Multi	i-Pass Configuration	×
Number	of passes: 5	
tip o		
1	U	25
Start at	t seed index (1 - 101): 11 🚖	
Measu	urement:	
🔘 Slo	lowest clock	
O Sp	pecific clock CLK_ibuf/U0/U_IOINFF:Y	•
© Tir	iming violations	
C	🗇 Maximum delay 🔘 Minimum delay	
Se	elect by: Total Negative Slack	-
2	I Stop on first pass without violations	
To	otal power	
Contraction of the second s		

3. Set the options and click **OK**.

Number of passes: Set the number of passes (iterations) using the slider. 1 is the minimum and 25 is the maximum. The default is 5.

Start at seed index: Set the specific index into the array of random seeds which is to be the starting point for the passes. If not specified, the default behavior is to continue from the last seed index that was used.

Measurement: Select the measurement criteria you want to compare layout results against.

- **Slowest clock**: Select to use the slowest clock frequency in the design in a given pass as the performance reference for the layout pass.
- Specific clock: Select to use a specific clock frequency as the performance reference for all layout passes.

Timing violations: This is the default. Select Timing Violations to use the pass that best meets the slack or timing-violations constraints.

Note: You must enter your own timing constraints through SmartTime or SDC.

- Maximum delay: Select to examine timing violations (slacks) obtained from maximum delay analysis. This is the default.
- Minimum delay: Select to examine timing violations (slacks) obtained from minimum delay analysis.
- Select by: Worst Slack or Total Negative Slack to specify the slack criteria.
 - When Worst Slack (default) is selected, the largest amount of negative slack (or least amount of positive slack if all constraints are met) for each pass is identified, and the largest value of all passes determines the best pass.
 - When Total Negative Slack is selected, the sum of negative slacks from the first 100 paths in the Timing Violations report for each pass is identified, and the largest value of all the passes determines the best pass. If no negative slacks exist for a pass, the worst slack is used to evaluate that pass.

- Stop on first pass without violations: Select to stop performing remaining passes if all timing constraints have been met (when there are no negative slacks reported in the timing violations report).
- **Total power**: Select to determine the best pass to be the one that has the lowest total power (static + dynamic) of all layout passes.

6.7.1 Iteration Summary Report

The file <root_module>_iteration_summary.rpt records a summary of how the multiple pass run was invoked either through the GUI or extended_run_lib Tcl script, with arguments for repeating each run. Each new run appears with its own header in the Iteration Summary Report with fields RUN_NUMBER and INVOKED AS, followed by a table containing Seed Index, corresponding Seed value, Comparison data, Report Analyzed, and Saved Design information.

Figure 6-7. Iteration Summary Report

· RUN NUMBER		15121135 06-Mar-							
<pre>3 f INVOXID 33: W:/po/11_5_1_4_oj/Designer/bin/libero.exe extended_run_lib.to1 -skip_open_project -root (C:\Actelprj\afusion1\designer\shift_reg32 f </pre>									
# Seed Index		Maximum Delay		Report Analyzed	Saved Design				
				shift reg32 timing wiolations max rl sl.rpt	shift reg32 rl sl				
1	86662958			shift_reg32_timing_violations_max_rl_s2.rpt	shift reg32 r1 s2				
2	0900747	S/A		shift reg32 timing violations max rl s3.rpt	shift reg32 r1 s3				
3	51071856	S/A		shift reg32 timing violations max rl st.rpt	shift reg32 rl st				
	78381505	S/A	Leyout failed	shift_reg32_timing_violations_max_rl_s5.rpt	shift_reg32_r1_s5				
\$	Seed	Maximum Delay	Worst Slack	Report Analyzed	S:\Actelps)\sfusion2\designer\shift_reg32) -n 5 -sta Saved Design				
		the local distance of the local distance of	A DOUGLOCHE REAL PROPERTY OF THE PARTY OF TH	***************************************	shift reg32 r2 s6				
a seed thicks		N/2.	-3.359						
	82287664			shift reg32 timing violations max r2 s6.rpt shift reg32 timing violations max r2 s7.rpt					
a more anner		8/A	-3.174	shift_reg32_timing_wielations_max_r2_s7.rpt	abifreg32_r2_s7 abifreg32_r2_s8				
a more anner	82287664 23702026	N/A N/A	-3.174		shift_reg32_r2_s7				
4 3 4 7	82287664 23702026 51970950	8/A 8/A 8/A	-3.174 -3.413 -3.168	shift_reg32_timing_violations_max_r2_s7.rpt shift_reg32_timing_violations_max_r2_s5.rpt	abift_reg32_r2_s7 abift_reg32_r2_s8				

6.7.1.1 See Also

Place and Route - SmartFusion2, IGLOO2, RTG4 extended run lib

6.8 Resource Usage (SmartFusion2, IGLOO2, RTG4)

After layout, you can check the resource usage of your design.

From the Design menu, choose **Reports** (**Design > Reports**). Click <design_name>_layout_log.log to open the log file.

The log file contains a Resource Usage report, which lists the type and percentage of resource used for each resource type relative to the total resources available for the chip.

Туре	Used	Total	Percentage
4LUT	400	86184	0.46
DFF	300	86184	0.34
I/O Register	0	795	0.00
Logic Element	473	86184	0.55

4LUTs are 4-input Look-up Tables that can implement any combinational logic functions with up to four inputs.

The Logic Element is a logic unit in the fabric. It may contain a 4LUT, a DFF, or both. The number of Logic Elements in the report includes all Logic Elements, regardless of whether they contain 4LUT only, DFF only, or both.

6.8.1 Overlapping of Resource Reporting


The number of 4LUTs in the report are the total number used for your design, regardless of whether or not they are combined with the DFFs. Similarly, the number of DFFs in the report are the total number used for your design, regardless of whether or not they are combined with 4LUT's.

In the report above, there is a total of 473 Logic Elements (LEs) used for the design.

300 of the 473 LEs have DFFs inside, which means 173 (473-300) of them have no DFFs in them. These 173 LEs are using only the 4LUTs portion of the LE.

400 of the 473 LEs have 4LUTs inside, which means 73 (473-400) of them have no 4LUTS in them. These 73 LEs are using only the DFF portion of the LE.

LEs using DFF Only = 473-400 =	73
LEs using 4LUTS only = 473-300=	173
=	246 (Total of LEs using 4LUTS ONLY or DFF ONLY)
Report's Overlapped resource =	227 (LEs using both 4LUTS and DFF)
Total number of LEs used =	473



The area where the two circles overlap represents the overlapped resources in the Resource Usage report.

6.9 Global Net Report

The Global Net Report displays all the nets that use the global routing resources of the device. This report is generated after the Place and Route step and available in XML format in the **Reports** tab (Libero SoC > Design **Reports** > <design_name>_glb_net_report.xml).

The global routing resources in Microchip FPGA devices offer a low-skew network for effective distribution of high fanout nets including clock signals. Global routing resources include the following:

- Fabric CCC
- Global Buffers (GB)
- Row Global Buffers (RGB)
- Global Asynchronous Reset Buffer (GRESET) RTG4 only

Figure 6-8. Global Net Report

Reports & X StartPage & X prepliving & X

Project Summary rtg4_2.log										-
prep1 reports prep1 prep1_pinrpt_name.rpt	Global Net Report									
prep1_pinrpt_number.rpt	Microsemi C	propration - Mic	rosemi Libero Software R	elease v11.8 (Ve	5)					E
prepl_benkrpt.rpt prepl_ioff.xml Date: Fri Apr 14 15:00:23 2017										
# Synthesize synplifylog										
A prepl.sm	Clobal	Slobal Nets Information								
run_options.txt # Compile	Giobai n	ets mon	mation							
prep1_compile.xml	From	GB Location	Net Name	Fanout						
prep1_compile_hier_resour prep1_combinational_loop	1 GRESET	(708, 155)	rst_ibuf	16						
prep1_compile_log.log Place and Route	2 GBL[19]	(727, 154)	clk_ibuf_RNIVTI2/U0_Y	16						
Place and Koute prep1_glb_net_report.xml										
prep1_layout_log.log	10 4- 0		41 c							
	1/0 to G	B Connec	cuons							
	Port P Name N	in umber VO Fu	inction		From	From Location	То	Net Name	Net Type	1
	t cik E	27 MISIO	STORAGE 10/CCC SEA	CLICID ID DIALD	TA D ALL INDIANAL INDIAN ALL	1 11128 11	CRI (10)	elle ibed	HADOMIDE	

Asynchronous Reset Buffers (RGRESET) - RTG4 only

The Global Net Report has following sections:

Global Nets Information

Figure 6-9. Global Net Information

Global Nets Information

	From	GB Location	Net Name	Fanout
1	GB[4]	(726, 156)	reset_ctrl_i/R_core_reset_out_RNIFUQ6/U0_YWn	35701
2	GB[8]	(734, 156)	pll_i/GL0_INST/U0_YWn	35488
3	GB[15]	(741, 156)	pll_i/GL3_INST/U0_YWn	2006
4	GB[13]	(739, 156)	reset_ctrl_i/R_global_reset_RNI0T36/U0_YWn	1848
5	GB[14]	(740, 156)	pll_i/GL2_INST/U0_YWn_GEast	1104
6	GB[2]	(724, 156)	serdes_i/SERDES_IF_0/EPCS_1_RX_CLK_keep_RNIEDL3/U0_YWn	514
7	GB[0]	(722, 156)	serdes_i/SERDES_IF_0/EPCS_0_RX_CLK_keep_RNID1J5/U0_YWn	513
8	GB[3]	(725, 156)	serdes_i/SERDES_IF_0/EPCS_2_RX_CLK_keep_RNIFPN1/U0_YWn	511
9	GB[7]	(729, 156)	serdes_i/pcs_gl_0_pcs_0/rx_rst_n_i_0_RNI9T3C/U0_YWn	312
10	GB[11]	(737, 156)	serdes_i/pcs_gl_1_pcs_0/rx_rst_n_i_0_RNIAGFA/U0_YWn	310
11	GB[1]	(723, 156)	serdes_i/SERDES_IF_0/EPCS_0_TX_CLK_keep_RNIFLD8/U0_YWn	178
12	GB[5]	(727, 156)	serdes_i/SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIHDI4/U0_YWn	178
13	GB[6]	(728, 156)	serdes_i/SERDES_IF_0/EPCS_1_TX_CLK_keep_RNIG1G6/U0_YWn	178
14	GB[10]	(736, 156)	SPI_SCLK_ibuf_RNIT4T6/U0_YWn_GEast	149
15	GB[9]	(735, 156)	SRAM_CQ_ibuf_RNIB7IC/U0_YWn_GEast	111
16	GB[12]	(738, 156)	SRAM_CQn_ibuf_RNIPMM6/U0_YWn_GEast	18

The GB Location refers to the location of the Global routing resource/instance name of the macro on the chip. The location is indicated by X-Y coordinates of the global resource macro.

6.9.1 I/O-to-GB Connections

This section lists all the I/Os connected to the Global Resource/instance name of the macro.

Net type is either routed or hardwired. Hardwired net types are dedicated wiring resources and have lower insertion delays. Routed net types are implemented using fabric routing resources and the insertion delay (generally higher than hardwired nets), varies from iteration to iteration.

The I/O function name column describes the connection details about the I/O such as:

- Bank name
- Any hardwired GB or hardwired CCC connections
- Any dedicated SERDES/DDR connections

For hardwired connections, the function name DDRI0120PB2/MDDR_DQ_ECC1/GB12/CCC_NE1_CLK12 contains the GB index (GB12 in this case) that matches the GB index in the **To** column (GBL[12] in this case). For routed connections, the function name does not contain the proper GB index.

For information about RTG4 devices and I/O function names, see Col B of the CG1657 Package Pin Assignment Table, and CQ352 Package Pin Assignment Table.

Figure 6-10. I/O-to-GB Connections

I/O to GB Connections

	Port Name	Pin Number	I/O Function	From	From Location	То	Net Name	Net Type	Fanout
1	SPI_SOLK	D33	MSIO176NB18	SPI_SOLK_ibuf/U0/U_IOIN:Y	(6, 307)	GB[10]	SPI_SCLK_ibuf	ROUTED	1
2	SRAM_CQ	G16	DDRI0120NB2/MDDR_DQ_ECC0/CCC_NE1_CLKI3	SRAM_CQ_ibut/U0/U_I0IN:Y	North IO #7 (1005, 313)	GB[9]	SRAM_CQ_ibuf	ROUTED	1
3	SRAM_CQn	F16	DDRI0120PB2/MDDR_DQ_ECC1/GB12/CCC_NE1_CLKI2	SRAM_CQn_ibuf/U0/U_IOPAD:Y	North IO #6 (1002, 313)	GB[12]	SRAM_CQn_ibuf	HARDWIRED	1

6.9.2 Fabric-to-GB Connections

This section lists all the nets originating from the fabric to the Global Resources/Instance name of the macro. The **From** Location refers to the X-Y coordinates of the driver pin of the net. Usually the nets are routed nets and are not hardwired.

Figure 6-11.	Fabric-to-GB	Connections
--------------	--------------	-------------

	From	From Location	То	Net Name	Net Type	Fanout
1	reset_ctrl_i/R_core_reset_out:Q	(720, 160)	GB[4]	reset_ctrl_i/core_reset_out	ROUTED	1
2	reset_ctrl_i/R_global_reset.Q	(722, 160)	GB[13]	reset_ctrl_i/global_reset_0	ROUTED	3
3	serdes_i/SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_1	(72, 2)	GB[2]	serdes_i/SERDES_IF_0/EPCS_1_RX_CLK	ROUTED	1
4	serdes_i/SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0	(72, 2)	GB[0]	serdes_i/SERDES_IF_0/EPCS_0_RX_CLK	ROUTED	1
5	serdes_i/SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[0]	(72, 2)	GB[3]	serdes_i/SERDES_IF_0/EPCS_2_RX_CLK	ROUTED	1
6	serdes_i/pcs_gl_0_pcs_0/rx_rst_n_i_0:Y	(269, 54)	GB[7]	serdes_i/pcs_gl.0.pcs_0/rx_rst_n_i_0_1	ROUTED	1
7	serdes_i/pcs_gl_1_pcs_0/rx_rst_n_i_0.Y	(266, 96)	GB[11]	serdes_i/pcs_gl.1.pcs_0/rx_rst_n_i_0	ROUTED	1
8	serdes_i/SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0	(72, 2)	GB[1]	serdes_i/SERDES_IF_0/EPCS_0_TX_CLK	ROUTED	1
9	serdes_i/SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]	(72, 2)	GB[5]	serdes_i/SERDES_IF_0/EPCS_2_TX_CLK	ROUTED	1
10	serdes_i/SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP.EPCS_TXCLK_1	(72, 2)	GB[6]	serdes_i/SERDES_IF_0/EPCS_1_TX_CLK	ROUTED	1

6.9.3 CCC-to-GB Connections

This section lists the nets originating from the Clock Conditioning Circuitry (CCC) outputs (GLx) to the Global Resources/instance name of the macro. To minimize clock skew,CCC clock outputs usually are hardwired with a dedicated connection to Global resources (GB).

Figure 6-12. CCC to GB Connections

	From	From Location	То	Net Name	Net Type	Fanout
1	pll_i/CCC_INST/INST_CCC_IP:GL0	CCC-NE0 (1428, 302)	GB[8]	pll_i/GL0_net	HARDWIRED	1
2	pll_i/CCC_INST/INST_CCC_IP:GL3	CCC-NE0 (1428, 302)	GB[15]	pll_i/GL3_net	HARDWIRED	1
3	pll_i/CCC_INST/INST_CCC_IP:GL2	CCC-NE0 (1428, 302)	GB[14]	pll_i/GL2_net	HARDWIRED	1

6.9.4 CCC Input Connections

Figure 6-13. CCC Input Connections

CCC Input Connections

	Port Name	Pin Number	I/O Function	From	From Location	To (Pin Swapped for Back Annotation Only)	CCC Location	Net Name	Net Type	Fanout
1	FPGA_CLK_P	V12	MSI035PB5/CCC_NE0_CLKI0	pll_i/CLK0_PAD_INST/U_IOPADP:IOUT_P	East IO #0 (1455, 112)	pll_i/CCC_INST/INST_CCC_IP:CLK0_PAD	CCC-NE0 (1428, 302)	fixed_clk	HARDWIRED	1

This section lists the nets from the I/O Pins to the CCC inputs.

Net type can be routed or hardwired. Hardwired net types are dedicated wiring resources and have lower insertion delays. Routed net types are implemented using fabric routing resources and the insertion delay (generally higher than that of hardwired nets), varies from iteration to iteration.

The **I/O function** column describes all the connection details about the I/O such as the bank name, hardwired GB or hardwired CCC connections, if any, and/or dedicated SERDES/DDR connections, if any. For hardwired connections, the **I/O function** name contains the CCC location (CCC_NE0 in this case) and the **To (Pin Swapped for Back Annotation Only)** column contains the actual input pin of the CCC in the back annotated netlist.

For details about RTG4 devices I/O Function names, see Col B of <u>CG1657 Package Pin Assignment Table</u>, <u>CQ352</u> <u>Package Pin Assignment Table</u>.

6.9.5 Local Clock Nets-to-RGB Connections

This section lists the clock nets from the local clock nets to RGB (Row globals). RGBs are situated on the vertical stripes of the global network architecture inside the FPGA fabric. The global signals from the GBs are routed to the RGBs. Each RGB is independent and can be driven by fabric routing in addition to being driven by GBs. This facilitates the use of RGBs to drive regional clocks spanning a small fabric area, such as the clock network for SERDES.

The location refers to the X-Y coordinates on the chip. The fanout column gives the total fanout of the net and the local fanout column gives the fanout at the local RGB only. The driver in the **From** column is routed to different RGBs each with different local fanout.

The **From** column refers to the X-Y coordinates of the driver of the net. The driver in the **From** column is routed to different RGBs each with different local fanout. The **Fanout** column gives the total fanout of the net and the **Local Fanout** column gives the fanout at the local RGB only.

	From	From Location	Net Name	Fanout		RGB Location	Local Fanout
1	serdes_i/pcs_gl_2_pcs_0/rx_rst_n_i_0:Y	(216, 111)	serdes_i/pcs_gl.2.pcs_0/rx_rst_n_i_0_0	310	1	(364, 72)	15
					2	(364, 75)	44
					3	(364, 78)	37
					4	(364, 81)	19
					5	(364, 84)	28
					6	(364, 87)	20
					7	(364, 90)	25
					8	(364, 93)	25
					9	(364, 96)	36
					10	(364, 99)	19
					11	(364, 102)	14
					12	(364, 111)	17
					13	(364, 114)	11

Figure 6-14. Local Clock Nets-to-RGB Connections

6.9.6 Local Reset Nets-to-RGRESET Connections (RTG4 only)

This section is available on RTG4 devices only. It lists the nets from local reset signals of components such as FIFO to RGRESET (Row Global Reset).

The location refers to the X-Y coordinates of the driver of the net. The **Fanout** column gives the total fanout of the net and the **Local Fanout** column gives the fanout local to RGRESET. The driver in the **From** column is routed to different RGRESETs each with different local fanout.

Figure 6-15. Local Reset Nets-to-RGRESET Connections

	From	From Location	Net Name	Fanout	RGRESET Location	Local Fanou
1	LARRAY_CORE_ABC/I_DATABUS/I_DB_CONTROL/un1_reset/ifol:Y	(1313, 201)	I_ARRAY_CORE_ABC/un1_resetfifol_i	10	1 (1166, 187)	5
					2 (1166, 190)	5
2	LARRAY_CORE_DEF/I_DATABUS/I_DB_CONTROL/un1_resetffol:Y	(1394, 228)	I_ARRAY_CORE_DEF/un1_reset/fid_i	10	1 (1166, 220)	5
					2 (1166, 223)	5
3	I_ARRAY_CORE_ABC/I_TGSLICE_CMP/I_C1_RESIDUE_FIFO/comb_reset:Y	(1176, 300)	I_ARRAY_CORE_ABC/I_TGSLICE_CMP/I_C1_RESIDUE_FIFO/comb_reset_Z	1	(1166, 124)	1
4	I_ARRAY_CORE_ABC/I_TGSLICED2/I_D2_RESIDUE_FIFO/comb_reset:Y	(1179, 291)	I_ARRAY_CORE_ABC/I_TGSLICED2/I_D2_RESIDUE_FIFO/comb_reset_Z	1	(1166, 181)	1
5	I_ARRAY_CORE_ABC/I_TGSLICED2/I_MATCH_FIFO/un1_resetoutLY	(1312, 201)	I_ARRAY_CORE_ABC/I_TGSLICED2/I_MATCH_FIFO/un1_resetoutl_i	1	(1166, 193)	1
6	I_ARRAY_CORE_ABC/I_TGSLICE/I_MATCH_FIFO/un1_resetoutt:Y	(1314, 201)	I_ARRAY_CORE_ABC/I_TGSLICE/I_MATCH_FIFO/un1_resetoutl_i	1	(1166, 196)	1
7	I_ARRAY_CORE_ABC/I_TGSLICE_CMP/I_MATCH_FIF0_CMP/un1_resetoutI:Y	(1309, 201)	I_ARRAY_CORE_ABC/I_TGSLICE_CMP/I_MATCH_FIF0_CMP/un1_resetoutl_i	1	(1166, 199)	1
8	LARRAY_CORE_ABC/I_OUTPUT_FIFO_WR_CTL/un1_resetsyncl:Y	(1191, 240)	I_ARRAY_CORE_ABCI_OUTPUT_FIFO_WR_CTL/un1_resetsyncl_i	1	(1166, 202)	1
9	LARRAY_CORE_DEF/I_TGSLICE_CMP/I_C1_RESIDUE_FIFO/comb_reset:Y	(1191, 288)	I_ARRAY_CORE_DEF/I_TGSUICE_CMP/I_C1_RESIDUE_RFO/comb_reset_Z	1	(1166, 211)	1
10	LARRAY_CORE_DEF/I_TGSLICE/I_MATCH_FIFO/un1_resetoutt:Y	(1178, 252)	I_ARRAY_CORE_DEF/I_TGSLICE/I_MATCH_FIFO/un1_resetoutl_i	1	(1166, 235)	1
11	LARRAY_CORE_DEF/I_TGSLICE_CMP/I_MATCH_FIFO_CMP/un1_resetoutlY	(1179, 252)	I_ARRAY_CORE_DEF/I_TGSUICE_CMP/I_MATCH_FIF0_CMP/un1_resetoutl_i	1	(1166, 247)	1
12	LARRAY_CORE_DEF/I_TGSLICED2/I_MATCH_FIFO/un1_resetoutl:Y	(1181, 252)	I_ARRAY_CORE_DEF/I_TGSLICED2/I_MATCH_FIFO/un1_resetoutl_i	1	(1166, 250)	1
13	I_ARRAY_CORE_DEF/I_OUTPUT_FIFO_WR_CTL/un1_resetsyncl:Y	(1081, 252)	I_ARRAY_CORE_DEF/I_OUTPUT_FIFO_WR_CTL/un1_resetsyncl_i	1	(1166, 253)	1
14	I_ARRAY_CORE_DEF/I_TGSUCED2/I_D2_RESIDUE_FIFO/comb_reset:Y	(1179, 255)	I_ARRAY_CORE_DEF/I_TGSLICED2/I_D2_RESIDUE_FIFO/comb_reset_Z	1	(1166, 265)	1

6.9.7 Global Reset Nets-to-RGRESET Connections (RTG4 only)

This section is available on RTG4 devices only. It lists the nets from Global Resets to RGRESET (Row Global Resets).

The **From** Location refers to the X-Y coordinates of the driver of the net. The **RGRESET** Location refers to the X-Y coordinates of the RGRESET instance. The **Fanout** column gives the total fanout of the net and the Local Fanout column gives the fanout local to RGRESET. The driver in the **From** column is hardwired to different RGRESETs each with different local fanout.

Figure 6-16. Global Reset Nets-to-RGRESET Connections

	From	From Location	Net Name	Fanout		RGRESET Location	Local Fanou
1	GRESET	(708, 155)	I_ARRAY_CORE_ABC/I_TGSLICED2/I_D2_RESIDUE_FIFO/comb_reset_i_0_0	14	1	(1166, 178)	7
					2	(1166, 184)	7
2	GBR[3]	(735, 153)	I_ARRAY_CORE_DEF/I_TGSLICE_CMP/I_C1_RESIDUE_FIFO/comb_reset_i_0_i	14		(1166, 214)	14
3	GBR[7]	(739, 153)	I_ARRAY_CORE_DEF/I_TGSLICED2/I_D2_RESIDUE_FIFO/comb_reset_i_0_i	14	1	(1166, 268)	7
					2	(1166, 271)	7
4	GBR[11]	(743, 153)	I_ARRAY_CORE_ABC/I_TGSLICE_CMP/I_C1_RESIDUE_FIFO/comb_reset_i_0_i	14	1	(1166, 118)	7
					2	(1166, 127)	7

6.9.8 Global Clock Nets-to-RGB Connections

This section lists all nets from Globals (GBs) to Row Globals (RGBs).

The **From** location refers to the X-Y coordinates on the chip. The **Fanout** column gives the total fanout of the net and the **Local Fanout** column gives the fanout local to RGB. The driver in the **From** column is hardwired to different RGBs each with different local fanout.

	From	From Location	Net Name	Fanout		RGB Location	Local Fanou
1	GBR[16]	(736, 154)	clk16_ibuf_RNI69L/U0_Y	5003	1	(1166, 114)	7
					2	(1166, 120)	53
					3	(1166, 123)	40
					4	(1166, 129)	39
					5	(1166, 132)	48
					6	(1166, 135)	50
					7	(1166, 138)	77
					8	(1166, 141)	100
					9	(1166, 144)	64
					10	(1166, 147)	53
					11	(1166, 150)	63
					12	(1166, 156)	39
					13	(1166, 159)	128
					14	(1166, 162)	146
					15	(1166, 165)	146
					16	(1166, 168)	130
					17	(1166, 171)	139
					18	(1166, 174)	146
					19	(1166, 177)	164
					20	(1166, 180)	20
					21	(1166, 183)	145
					22	(1166, 186)	127
					23	(1166, 189)	121
					24	(1166, 192)	127
					25	(1166, 195)	110
					26	(1166, 198)	94
					27	(1166, 201)	30

Figure 6-17. Global Clock Nets-to-RGB Connections

6.9.9 Warnings (RTG4 only)

This section is available in RTG4 devices only. It gives warnings about clock or reset nets which are not radiation protected and recommends ways to protect the nets from radiation. Some warning examples are:

- Clocks or resets nets that are routed are not radiation protected.
- Hardwired connections from DDRIO bank are not radiation protected.
- For radiation protection, Microchip recommends the use of dedicated global clocks that comes with built-in radiation protection.

Figure 6-18. Warning Example 1

The following clocks or resets are driven by fabric-generated or local nets and are not radiation protected:

	From	From Location	I/O Bank	То	NetName	Fanou
1	clk16_ibuf/U0/U_IOIN:Y	(3, 151)	MSIOD	GBR[16]	clk16_ibuf_Z	1
2	clktbout_ibuf/U0/U_IOIN:Y	(6, 151)	MSIOD	GBR[14]	clktbout_ibuf_Z	1
3	clkdary_a_c_ibuf/U0/U_IOIN:Y	(1524, 145)	MSIOD	GBR[15]	clkdary_a_c_ibuf_Z	2

Local resets that are not driven by three separate logic cones are not radiation protected.

Figure 6-19. Warning Example 2

The following local resets are not driven by three separate logic cones and are not radiation protected:

	From	From Location	То	NetName	Fanou
1	I_ARRAY_CORE_ABC/I_DATABUS/I_DB_CONTROL/un1_resetfifol:Y	(1313, 201)	RGRESET	I_ARRAY_CORE_ABC/un1_resetfifol_i	10
2	I_ARRAY_CORE_DEF/I_DATABUS/I_DB_CONTROL/un1_resetfifol:Y	(1394, 228)	RGRESET	I_ARRAY_CORE_DEF/un1_resetfifol_i	10
3	I_ARRAY_CORE_ABC/I_TGSLICE_CMP/I_C1_RESIDUE_FIFO/comb_reset:Y	(1176, 300)	RGRESET	I_ARRAY_CORE_ABC/I_TGSLICE_CMP/I_C1_RESIDUE_FIFO/comb_reset_Z	1
4	I_ARRAY_CORE_ABC/I_TGSLICED2/I_D2_RESIDUE_FIFO/comb_reset:Y	(1179, 291)	RGRESET	I_ARRAY_CORE_ABC/I_TGSLICED2/I_D2_RESIDUE_FIFO/comb_reset_Z	1
5	I_ARRAY_CORE_ABC/I_TGSLICED2/I_MATCH_FIFO/un1_resetoutl:Y	(1312, 201)	RGRESET	I_ARRAY_CORE_ABC/I_TGSLICED2/I_MATCH_FIFO/un1_resetoutI_i	1
6	LARRAY_CORE_ABC/I_TGSLICE/I_MATCH_FIFO/un1_resetoutl:Y	(1314, 201)	RGRESET	I_ARRAY_CORE_ABC/I_TGSLICE/I_MATCH_FIFO/un1_resetoutl_i	1
7	I_ARRAY_CORE_ABC/I_TGSLICE_CMP/I_MATCH_FIFO_CMP/un1_resetoutI:Y	(1309, 201)	RGRESET	I_ARRAY_CORE_ABC/I_TGSLICE_CMP/I_MATCH_FIFO_CMP/un1_resetoutl_i	1
8	I_ARRAY_CORE_ABC/I_OUTPUT_FIFO_WR_CTL/un1_resetsyncl:Y	(1191, 240)	RGRESET	I_ARRAY_CORE_ABC/I_OUTPUT_FIFO_WR_CTL/un1_resetsyncl_i	1
9	I_ARRAY_CORE_DEF/I_TGSLICE_CMP/I_C1_RESIDUE_FIFO/comb_reset:Y	(1191, 288)	RGRESET	I_ARRAY_CORE_DEF/I_TGSUCE_CMP/I_C1_RESIDUE_FIFO/comb_reset_Z	1
10	LARRAY_CORE_DEF/I_TGSLICE/I_MATCH_FIFO/un1_resetoutl:Y	(1178, 252)	RGRESET	I_ARRAY_CORE_DEF/I_TGSUCE/I_MATCH_FIFO/un1_resetoutl_i	1
11	I_ARRAY_CORE_DEF/I_TGSLICE_CMP/I_MATCH_FIFO_CMP/un1_resetoutl:Y	(1179, 252)	RGRESET	I_ARRAY_CORE_DEF/I_TGSLICE_CMP/I_MATCH_FIFO_CMP/un1_resetoutl_i	1
12	I_ARRAY_CORE_DEF/I_TGSLICED2/I_MATCH_FIFO/un1_resetoutl:Y	(1181, 252)	RGRESET	I_ARRAY_CORE_DEF/I_TGSLICED2/I_MATCH_FIFO/un1_resetoutl_i	1
13	I_ARRAY_CORE_DEF/I_OUTPUT_FIFO_WR_CTL/un1_resetsyncl:Y	(1081, 252)	RGRESET	I_ARRAY_CORE_DEF/I_OUTPUT_FIFO_WR_CTL/un1_resetsyncl_i	1
14	I_ARRAY_CORE_DEF/I_TGSLICED2/I_D2_RESIDUE_FIFO/comb_reset:Y	(1179, 255)	RGRESET	I_ARRAY_CORE_DEF/I_TGSLICED2/I_D2_RESIDUE_FIFO/comb_reset_Z	1

For radiation protection, Microsemi recommends that each of the three inputs of every RGRESET be driven by three separate logic cones replicating the paths from the source registers.

 For radiation protection, Microchip recommends that each of the three inputs of every RGRESET be driven by three separate logic cones replicating the paths from the source registers. See the descriptions of RGRESET macro in the RTG4 Macro Library Guide.

6.10 Verify Post Layout Implementation

This chapter describes post-layout implementation considerations.

6.10.1 Generate Back Annotated Files - SmartFusion2, IGLOO2, and RTG4

Generates Back Annotated files for your design. Back Annotated files include:

- *ba.sdf Standard Delay Format for back-annotation to the simulator.
- *ba.v/.vhd Post-layout flattened netlist used exclusively for back-annotated timing simulation. May contain low level macros not immediately recognizable to you; these were added by the software to improve your design performance.

To generate these files, in the Design Flow window click **Implement Design** and double-click **Generate Back Annotated Files**.

Right-click **Generate Back Annotated Files** and choose **Configure Options** to open the Generate Back Annotated Files Options dialog box.

Simulator Language Type - Set your simulator language type according to your design.

Timing: Export enhanced min delays for best case - Exports your enhanced min delays to include your best- case timing results in your Back Annotated file.

Figure 6	-20 (Configuring	Generate B	ack Annotated	l Filos	Dialog	Box
rigule o	-20	Connigaring	Generale D	αυκ Απποιαιεί	ггиез	Dialog	DUX

Configuration]				
Simulator la	anguage type	Verilog	O VHDL		
Timing	Export enhanced r	min delays for be	st case 🔲		

6.10.2 Simulate - Opens ModelSim ME

The back-annotation functions are used to extract timing delays from your post layout data. These extracted delays are placed into a file for use by your CAE package's timing simulator. The default simulator for Libero SoC is ModelSim ME. You can change your default simulator in your Tool Profile.

To perform pre-layout simulation, in the Design Flow Window, under Verify Pre-Synthesized design, double-click Simulate.

To perform timing simulation:

- 1. Back-annotate your design and create your testbench.
- 2. Right-click Simulate in the Design Flow window (Implement Design > Verify Post-Synthesis Implementation > Simulate) and choose Organize Input Files > Organize Simulation Files.
 - In the Organize Files for Source dialog box, all the stimulus files in the current project appear in the Source Files in the Project list box. Files already associated with the block appear in the Associated Source Files list box.
 - In most cases, you will have one testbench associated with your block. However, if you want simultaneous association of multiple testbench files for one simulation session, as in the case of PCI cores, add multiple files to the Associated Source Files list.
 - To add a testbench: Select the testbench you want to associate with the block in the Source Files in the Project list box and click Add to add it to the Associated Source Files list.
 - To remove or change the files in the Associated Source Files list box: select the files and click Remove.
 - To order testbenches: Use the up and down arrows to define the order you want the testbenches compiled. The top level-entity should be at the bottom of the list.
- 3. When you are satisfied with the Associated Simulation Files list, click OK.
- 4. To start ModelSim ME, right-click **Simulate** in the Design Hierarchy window and choose **Open Interactively**. ModelSim starts and compiles the appropriate source files. When the compilation completes, the simulator runs for 1 microsecond and the Wave window opens to display the simulation results.
- 5. In the Wave window, scroll to verify the logic works as intended. Use the cursor and zoom buttons to zoom in and out and measure timing delays. If you did not create a testbench with WaveFormer Pro, you may get error messages with the vsim command if the instance names of your testbench do not follow the same conventions as WaveFormer Pro. Ignore the error message and type the correct vsim command.
- 6. When you are done, from the **File** menu, choose **Quit**.

6.10.3 Verify Timing

Verify Timing Configuration

Use this dialog box to configure the 'Verify Timing' tool to generate a timing constraint coverage report and detailed static timing analysis and violation reports based on different combinations of process speed, operating voltage, and temperature.

For the timing and timing violation reports you can select:

- Max Delay Static Timing Analysis report based on Slow process, Low Voltage, and High Temperature operating conditions.
- Min Delay Static Timing Analysis report based on Fast process, High Voltage, and Low Temperature operating conditions.
- Max Delay Static Timing Analysis report based on Fast process, High Voltage, and Low Temperature operating conditions.
- Min Delay Static Timing Analysis report based on Slow process, Low Voltage, and High Temperature operating conditions.

Constraints Coverage Report

Generate constraints coverage report

The actual values for High/Low Voltage and High/Low Temperature shown in this configuration dialog box are based on the operating conditions COM, IND, MIL, TGrade1/2, and/or custom settings as set in the Project's settings (**Project > Project Settings > Analysis Operating Conditions**). Refer to **Project Settings > Analysis Operating Conditions** for the actual High/Low Voltage and High/Low Temperature values.

The following figure shows an example of the Verify Timing Configuration dialog box.

Figure 6-21. Verify Timing Configuration Dialog Box

Verify Timing Configuration	?	×
Reports Reports Settings		
Timing Report Explorer		
Interactive Report		
Timing Reports		
Max delay analysis using Slow process at 1.14V and 85C		
Min delay analysis using Fast process at 1.26V and 0C		
Max delay analysis using Fast process at 1.26V and 0C		
Min delay analysis using Slow process at 1.14V and 85C		
Max delay analysis Multi Corner Report		
Min delay analysis Multi Corner Report		
Timing Violations Reports		
Max delay analysis using Slow process at 1.14V and 85C		_
Help OK	Can	cel

Libero SoC[®] v2021.1 Implement Design

ormat -Timing Report	XML	
Limit the number of reported paths per section:	5	
Limit the number of expanded paths per section:	10	-
Limit the number of parallel paths per expanded p	ath to: 10	
Timing Violations Report		
Limit the number of reported paths per section:	20	
Limit the number of expanded paths per section:	10	
Limit the number of parallel paths per expanded p	ath to: 1	
Maximum slack	10	
Timing Report Explorer		
Limit the max number of paths in Explorer:	1000	

The reports can be generated in either xml or text format.

Timing Report

The Timing Report has following options:

Limit the number of reported paths per section: Sets the number of reported paths under each section. The number of paths set can be anywhere from 1-20000.

Limit the number of expanded paths per section: Sets the number of expanded paths under each section. The number of paths set can be anywhere from 1-20000.

Limit the number of parallel paths per expanded path to: Sets the number of parallel paths for each expanded path. The number of paths set can be anywhere from 1-20000.

Timing Violations Report

The Timing Report has following options:

Limit the number of reported paths per section: Sets the number of reported paths under each section. The number of paths set can be anywhere from 1-20000.

Limit the number of expanded paths per section: Sets the number of expanded paths under each section. The number of paths set can be anywhere from 0-20000.

Limit the number of parallel paths per expanded path to: Sets the number of parallel paths for each expanded path. The number of paths set can be anywhere from 1-20000.

Maximum Slack: Sets a maximum slack threshold value in nanoseconds. Paths will be filtered based on the slack threshold value only in Timing Violation reports.

Libero SoC[®] v2021.1 Implement Design

If any of the options are left blank in Report Settings Tab, the tool will show a tool tip error icon as in image below:

Figure 6-23. Verify Timing Configuration – Tooltip error

Verify Timing Cor		onfiguration	? ×	
eports Reports Set	tings			
ormat	X	мL	<u> </u>	
Timing Report	197			
Limit the number of rep	oorted paths per section:	5		
Limit the number of ex	panded paths per section:	[
Limit the number of pa	rallel paths per expanded path to:	0		
Timing Violations Repor	t	You must enter	a number great	
Limit the number of rep	ported paths per section:	20		
Limit the number of ex	panded paths per section:	0		
Limit the number of pa	rallel paths per expanded path to:	1		
Maximum slack		0.0		

Timing Report Explorer

The Timing Report Explorer has following option:

Limit the maximum number of paths in Interactive Report: Sets the number of input paths in Interactive Report. The number of paths set can be anywhere from 1-1000.

Timing Report Explorer can also be run from Design Tab -> Timing Report Explorer.

On generating a report, the timing report explorer appears in Path View as shown in figure below:

Figure 6-24. Timing Report Explorer – Path View

Speed: STD Op_range: -40 - 100		All Paths Save Save As				▼ Destinat	on Type: All	Check Type: All	ore 🔻 Apply	Path View	
Production		Columns									
All Paths Input to Register Register to Register Register to Output Input to Output Saved Filters			Slack (ns)	From/To	Edges	Arrival (ns)	tequired (ns	Source Clock	Destination Clock	perating Condition	
		1	€ 6.585	From:SRAM_top_R0C0/INST_RAM1K20_IP:A	RF	7.592	14.177	clock_gen_0/clock	clock_gen_0/clock	slow_lv_lt	
		2	€ 6.596	From:SRAM_top_R0C0/INST_RAM1K20_IP:A	RF	7.581	14.177	clock_gen_0/clock	clock_gen_0/clock	slow_lv_lt	-
		3	€ 6.603	From:8_g5/RAM_R0C0/INST_RAM1K20_IP:A	RF	7.576	14.179	clock_gen_0/clock	clock_gen_0/clock	slow_lv_lt	
		4	€ 6.629	From:SRAM_top_R0C0/INST_RAM1K20_IP:A	RF	7.548	14.177	clock_gen_0/clock	clock_gen_0/clock	slow_lv_lt	
		5	€ 6.69	From:SRAM_top_R0C0/INST_RAM1K20_IP:A	RF	7.487	14.177	clock_gen_0/clock	clock_gen_0/clock	slow_lv_lt	
		6	6.708	From:SRAM_top_R0C0/INST_RAM1K20_IP:A	RF	7.469	14.177	clock_gen_0/clock	clock_gen_0/clock	slow_lv_lt	
		7	6.721	From:8_95/RAM_R0C0/INST_RAM1K20_IP:A	RF	7.458	14.179	clock_gen_0/clock	clock_gen_0/clock	slow_lv_lt	
		8	6.721	From:8_g5/RAM_R0C0/INST_RAM1K20_IP:A	RF	7.493	14.214	clock_gen_0/clock	clock_gen_0/clock	slow_lv_lt	
		9	6.732	From:8_g5/RAM_R0C0/INST_RAM1K20_IP:A	RF	7.447	14.179	clock_gen_0/clock	clock_gen_0/clock	slow_lv_lt	
		10	6.745	From:8_g5/RAM_R0C0/INST_RAM1K20_IP:A	RF	7.434	14.179	clock_gen_0/clock	clock_gen_0/clock	slow_lv_lt	
		11	6.784	From:8_g5/RAM_R0C0/INST_RAM1K20_IP:A	RF	7.43	14.214	clock_gen_0/clock	clock_gen_0/clock	slow_iv_it	
		12	6.786	From:SRAM top R0C0/INST RAM1K20 IP:A	RF	7.391	14.177	clock gen 0/clock	clock gen_0/clock	slow_lv_lt	

On clicking any of the paths, the Detailed View appears as in figure below:

Impleme

Speed: STD Op_range: -40 - 100 C Data State:	All Path	-	Save As	• De	stination Ty	pe: All 🔻 Check Typ	be: All ▼ More ▼ Apply			Detaile	d View
Filters All Paths Input to Register	6.585	From:SRAM_top_R0C0/INS	Pin Name	Edge	туре	Cell Name	Net Name		Delay (ns)		anout _
egister to Register egister to Output	€ 6.596	From:SRAM_top_R0C0/INS	Data arrival time calculation								
aved Filters	✔ 6.603	From:8_g5/RAM_R0C0/INS	clock_gen_0/clock_gen_0/ pll_inst_0/OUT0						0.000	0.000	
Saved Hiters	✔ 6.629	From:SRAM_top_R0C0/INS	clock_gen_0/clock_gen_0/ pll_inst_0:OUT0	r	Clock			+	0.000	0.000	
	✔ 6.69	From:SRAM_top_R0C0/INS	picinaconorio		Clock	on		+	2.226	2.226	
	✔ 6.708	From:SRAM_top_R0C0/INS	clock_gen_0/clock_gen_0/ clkint_0_1:A	r	net		clock_gen_0/clock_gen_0/pll_inst_0_clkint_0	+	0.285	2.511	-
	✔ 6.721	From:8_g5/RAM_R0C0/INS	clock_gen_0/clock_gen_0/ clkint_0_1:Y	r	cell	ADLIB:ICB_CLKINT		+	0.161	2.672	1
	✔ 6.721	From:8_g5/RAM_R0C0/INS	clock_gen_0/clock_gen_0/ clkint_0:A	٢	net		clock_gen_0/clock_gen_0/clkint_0_NET	+	0.353	3.025	
	✔ 6.732	From:8_g5/RAM_R0C0/INS	clock_gen_0/clock_gen_0/ clkint_0:Y	r	cell	ADLIB:G8		+	0.193	3.218	1
	✔ 6.745	From:8_g5/RAM_R0C0/INS	clock_gen_0/clock_gen_0/ clkint_0/U0_RG81:A	r	net		clock_gen_0/clock_gen_0/clkint_0/U0_Y	+	0.394	3.612	
	€ 6.784	From:8_g5/RAM_R0C0/INS	clock_gen_0/clock_gen_0/ clkint_0/U0_RG81:Y	f	cell	ADLIB:RGB		+	0.063	3.675	164
	€ 6.786	From:SRAM_top_R0C0/INS	TVS_to_UART_0/fifo_0/FIFO_0/ genblk24.UI_ram_wrapper_1/	r	net		clock_gen_0_OUT0_FABCLK_0	+	0.784	4.459	
	4 7 707	SDAM DOCO//N/	L3_synchonpipe/ FIFO_FIFO_0_LSRAM_top_R0C0	1							

Figure 6-25. Timing Report Explorer – Detailed View

6.10.3.1 Types of Timing Reports

From the **Design Flow window > Verify Timing**, you can generate the following types of reports:

Timing reports – These reports display timing information organized by clock domain. Four types of timing reports are available. You can configure which reports to generate using the 'Verify Timing' configuration dialog box (**Design Flow > Verify Timing > Configure Options**). The following reports can be generated:

 Max Delay Static Timing Analysis report based on Slow process, Low Voltage and High Temperature operating conditions.

<root>_max_timing_slow_<lv>_<ht>.xml (generated by default)

• Min Delay Static Timing Analysis report based on Fast process, High Voltage and Low Temperature operating conditions.

<root>_max_timing_fast_<hv>_<lt>.xml

 Max Delay Static Timing Analysis report based on Fast process, High Voltage and Low Temperature operating conditions.

<root>_min_timing_fast_<hv>_<lt>.xml (generated by default)

 Min Delay Static Timing Analysis report based on Slow process, Low Voltage and High Temperature operating conditions.

<root>_min_timing_slow_<lv>_<ht>.xml

Timing violations reports – These reports display timing information organized by clock domain. Four types of timing violations reports are available. You can configure which reports to generate using the 'Verify Timing' configuration dialog (**Design Flow > Verify Timing > Configure Options**). The following reports can be generated:

 Max Delay Static Timing Analysis report based on Slow process, Low Voltage and High Temperature operating conditions.

<root>_max_timing_slow_violations_<lv>_<ht>.xml (generated by default)

• Min Delay Static Timing Analysis report based on Fast process, High Voltage and Low Temperature operating conditions.

<root>_max_timing_violations_fast_<hv>_<lt>.xml

 Max Delay Static Timing Analysis report based on Fast process, High Voltage and Low Temperature operating conditions.

<root>_min_timing_fast_ violations_<hv>_<lt>.xml (generated by default)

• Min Delay Static Timing Analysis report based on Slow process, Low Voltage and High Temperature operating conditions.

<root>_min_timing_slow_violations_<lv>_<ht>.xml

Constraints coverage report – This report displays the overall coverage of the timing constraints set on the current design.

<root>_timing_constraints_coverage.xml (generated by default)

Combinational loop report - This report displays combinational loops found during initialization.

<root>_timing_combinational_loops.xml (always generated)

Note: The actual values for High/Low Voltage and High/Low Temperature shown in this configuration dialog box are based on the operating conditions: COM, IND, MIL, TGrade1/2, and/or custom settings as set in the Project's settings (**Project > Project Settings > Analysis Operating Conditions**). Refer to **Project Settings > Analysis Operating Conditions** for the actual High/Low Voltage and High/Low Temperature values.

Figure 6-26. Reports Example

1 V	/erify Timing
	M3_MDDR_top_max_timing_slow_1.14V_100C.xml
>	M3_MDDR_top_min_timing_fast_1.26V40C.xml
	M3_MDDR_top_max_timing_fast_1.26V40C.xml
	M3_MDDR_top_min_timing_slow_1.14V_100C.xml
	M3_MDDR_top_max_timing_violations_slow_1.14V_100C.xml
>	M3_MDDR_top_min_timing_violations_fast_1.26V40C.xml
	M3_MDDR_top_max_timing_violations_fast_1.26V40C.xml
	M3_MDDR_top_min_timing_violations_slow_1.14V_100C.xml
N	13_MDDR_top_timing_constraints_coverage.xml
N	13_MDDR_top_timing_combinational_loops.xml

Table 6-8. Report Listing Icon Legend

lcon	Definition
~	Timing requirement met for this report
×	Timing requirement not met (violations) for this report
3	Timing report available for generation but has not been selected/configured for generation

6.10.4 SmartTime

SmartTime is the Libero SoC gate-level static timing analysis tool. With SmartTime, you can perform complete timing analysis of your design to ensure that you meet all timing constraints and that your design operates at the desired speed with the right amount of margin across all operating conditions.

Note: See the Timing Constraints Editor User Guide for help with creating and editing timing constraints.

6.10.4.1 Static Timing Analysis (STA)

Static timing analysis (STA) offers an efficient technique for identifying timing violations in your design and ensuring that it meets all your timing requirements. You can communicate timing requirements and timing exceptions to the system by setting timing constraints. A static timing analysis tool will then check and report setup and hold violations as well as violations on specific path requirements.

STA is particularly well suited for traditional synchronous designs. The main advantage of STA is that unlike dynamic simulation, it does not require input vectors. It covers all possible paths in the design and does all the above with relatively low run-time requirements.

The major disadvantage of STA is that the STA tools do not automatically detect false paths in their algorithms as it reports all possible paths, including false paths, in the design. False paths are timing paths in the design that do not propagate a signal. To get a true and useful timing analysis, you need to identify those false paths, if any, as false path constraints to the STA tool and exclude them from timing considerations.

Timing Constraints

SmartTime supports a range of timing constraints to provide useful analysis and efficient timing-driven layout.

Timing Analysis

SmartTime provides a selection of analysis types that enable you to:

- Find the minimum clock period/highest frequency that does not result in a timing violation.
- Identify paths with timing violations.
- · Analyze delays of paths that have no timing constraints.
- · Perform inter-clock domain timing verification.
- · Perform maximum and minimum delay analysis for setup and hold checks.

To improve the accuracy of the results, SmartTime evaluates clock skew during timing analysis by individually computing clock insertion delays for each register.

SmartTime checks the timing requirements for violations while evaluating timing exceptions (such as multicycle or false paths).

6.10.4.2 SmartTime and Place and Route

Timing constraints impact analysis and place and route the same way. As a result, adding and editing your timing constraints in SmartTime is the best way to achieve optimum performance.

6.10.4.3 SmartTime and Timing Reports

From <u>SmartTime > Tools > Reports</u>, the following report files can be generated:

- Timing Report (for both Max and Min Delay Analysis)
- Timing Violations Report (for both Max and Min Delay Analysis)
 - Bottleneck Report
 - Constraints Coverage Report
 - Combinational Loop Report

6.10.4.4 SmartTime and Cross-Probing into Chip Planner

From SmartTime, you can select a design object and cross-probe the same design object in Chip Planner. Design objects that can be cross-probed from SmartTime to Chip Planner include:

- Ports
- Macros
- Timing Paths

6.10.4.5 SmartTime and Cross-Probing into Constraint Editor

From SmartTime, you can cross-probe into the Constraint Editor. Select a Timing Path in SmartTime's Analysis View and add a Timing Exception Constraint (False Path, Multicycle Path, Max Delay, Min Delay). The Constraint Editor reflects the newly added timing exception constraint.

For details, see the SmartTime Static Timing Analyzer User Guide.

6.10.5 Verify Power

Right-click on the Verify Power command in the Design Flow window to see the following menu of options.

esign Flow		83
Top Module(root): top	Ŧ) 🜮
Active Synthesis Implementation: synthesis		
Tool		
E Create Design		
Constraints		
🔰 🗈 🕨 Implement Design		
🖓 Open Netlist Viewer		
🖌 🚽 🔁 Synthesize		
Verify Post-Synthesized Design		
Place and Route		
Verify Post Layout Implementation		
Generate Back Annotated Files		
Simulate		
🖳 💁 Verify Timing		
Open SmartTime		
🖳 陷 Verify Power		
IO Analyzer		
Program and Debug Design		
- • Generate FPGA Array Data		
Update uPROM Memory Content		
Configure Hardware		
Configure Programming Options		
Program Design		
Debug Design		
Handoff Design for Production		
Handoff Design for Debugging		

Figure 6-27. Verify Power right-click menu

6.10.5.1 Verify Power sub-commands

The following table lists the Verify Power sub-commands.

Table 6-9. Verify Power Sub-Commands

Command	Description
Run	Runs the default power analysis and produces a power report. This is also the behavior of a double-click to Verify Power.
Clean and Run All	Identical to the sequence of commands "Clean" (see below) and "Run".
Open interactively	Brings up the SmartPower for Libero SoC tool.
Clean	Clears the history of any previous default power analysis, including deletion of any reports. The flow task completion icon will also be cleared.
Configure Options	Selects 2.5V or 3.3V as the nominal voltage of VPP on the board, for generation of the power report.
Configure Options	This sub-command is only available if there are options to configure, in which case a dialog box will pop-up presenting the user with technology-specific choices.

continued								
Command	Description							
View Report	This sub-command is only available and visible if a report is available. When View Report is invoked, the Report tab will be added to the Libero SoC GUI window, and the Power Report will be selected and made visible.							

6.10.6 SmartPower

SmartPower is the Microchip SoC state-of-the-art power analysis tool. SmartPower enables you to globally and in-depth visualize power consumption and potential power consumption problems within your design, so you can make adjustments – when possible – to reduce power.

SmartPower provides a detailed and accurate way to analyze designs for Microchip SoC FPGAs: from top-level summaries to deep down specific functions within the design, such as gates, nets, IOs, memories, clock domains, blocks, and power supply rails.

You can analyze the hierarchy of block instances and specific instances within a hierarchy, and each can be broken down in different ways to show the respective power consumption of the component pieces.

SmartPower also analyses power by functional modes, such as Active, Flash*Freeze, Shutdown, Sleep, or Static, depending on the specific FPGA family used. You can also create custom modes that may have been created in the design. Custom modes can also be used for testing "what if" potential operating modes.

SmartPower has a very unique feature that enables you to create test scenario profiles. A profile enables you to create sets of operational modes, so you can understand the average power consumed by this combination of functional modes. An example may be a combination of Active, Sleep, and Flash*Freeze modes – as would be used over time in an actual application.

SmartPower generates detailed hierarchical reports of the power consumption of a design for easy evaluation. This enables you to locate the power consumption source and take appropriate action to reduce the power if possible.

SmartPower supports use of files in the Value-Change Dump (VCD) format, as specified in the IEEE 1364 standard, generated by the simulation runs. Support for this format lets you generate switching activity information from Model*Sim* or other simulators, and then use the switching activity-over-time results to evaluate average and peak power consumption for your design.

For more information, see the SmartPower User Guide.

6.10.7 IO Advisor (SmartFusion2, IGLOO2, and RTG4)

The IO Advisor enables you to balance the timing and power consumption of the IOs in your design. For output IOs, it offers suggestions on Output Drive and Slew values that meet (or get as close as possible to) the timing requirements and generates the lowest power consumption. For Input IOs, it offers suggestions on On-Die Termination (ODT) Impedance values (when the ODT Static is ON) that meet (or get as close as possible to) the timing requirements and generates the lowest power consumption.

Timing data information is obtained from the Primary analysis scenario in SmartTime. Power data is obtained from the Active Mode in SmartPower.

To open the IO Advisor from the Design Flow window, right-click Manage Constraints, select Open Manage Constraints View, select the I/O Attributes tab, select Edit with I/O Advisor (**Design Flow window > Manage Constraints > Open Manage Constraints View > I/O Attributes > Edit > Edit with I/O Advisor**).

Figure 6-28. I/O Advisor

esign F	low 8	× R	Reports 🖉 × StartPage 🦉 × Constraint Manager 🦉 ×
mux8	• O 🗎 Ø	F (I)	(/O Attributes \
v	Teol Constraints Manage Constraints Minimum Cons		New Import Link Edit Check Help F F
~	Synthesize Verify Post-Synthesis Implementation Simulate Configure Register Lock Bits Place and Route Verify Post Layout Implementation	5	I/O Settings I/O Settings I/O Settings Select the devices you are targeting for migration. Pins not bonded on these devices will be reserved in the device selected for this project. Selected Device: №2509 - 676 //664
	*○ Generate Back Annotated Files Simulate © Verfy Timing © Open SmartTime \$\$\\$ Verfy Power		Target Devices: M25090T A M25090TS A M25090T
	ID Analyzer SSN Analyzer SSN Analyzer Generate FPGA Array Data	-	General

6.10.7.1 Introduction

The Introduction screen provides general information about the IO Advisor.

The introduction screen provides the navigational panel for you to navigate to the following panels:

- Output Load panel Displays the IO load Power and Delay values for Outputs and Inouts.
- Output Drive and Slew panel Displays the Output Drive and Slew for Outputs and Inouts.
- ODT & Schmitt Trigger Displays the ODT Static (On/Off), the ODT Impedance value (Ohms) for Inputs and Inouts and the Schmitt Trigger (On/Off)

All steps in the IO Advisor are optional.

Figure 6-29. IO Advisor - Introduction

🖬 🗞 🖻 🖨	
IOAdvisor Introduction	Introduction to IOAdvisor
 IO Attributes Output Load Output Drive & Slew OD & Schmitt Trigg Summary 	The 10Advisor helps you reduce power consumption while meeting timing constraints. Each screen gives you access to modify individual 10 attributes and display the timing and power impact of your changes. For output drive and skew, the 10Advisor suggests the best parameter settings to meet your power and timing goals. All the steps in 10Advisor are optional.
4	1

6.10.7.2 Output Load

The Output Load panel displays the load of all output/inout ports in your design.

The display is sorted by Initial or Current value and is selectable in the Sort By drop-down menu.

Figure 6-30. IO Advisor - Output Load Panel

1 1 1 1 1 A													
Introduction	Set Ou	tput Loa	d										
 ID Attributes Output Load 	PortName	PODR*				Search						Sort By Initial	-
Output Drive & Slew ODT & Schmitt Tripper		Status	Port .	Direction •	Bank	• 10 Standard		Output . Load(pl)	Power (wW0	Power Change(%)	Delay (m)	(m)	•
Summary	10		FOOR, BAJON	Output	Bankd - DORDO	5571.181	Svitial Current	5	1656.44	+0.00	3.005		
	18		1	Control Database		1	Initial		1656.44	+030	3,006		-
			FOOR, BALLS Port	IN ADUBIOUTBUE			Current	5	1656.64	+0.00	3.008	- 10	
	19		stone same losts	nce: RTG4FDDRC		D JONIO -	Initial	5	1656-44		3.005		
			Piel	AX40		Sec. 1	Current	5	1656.44	-0.00	1.005		2
	201		FDOR_CAS_N	Output	Bank0 - DDRDD	1571.181	Initial Current	2	3656.44	+0.00	3.006		-
	21						Initial	5	1056.64	-9.00	3.005		
			FDDR_CKE	Output	Bank0 - DDRID	5571181	Current	5	1656.44	+0.00	3.005		
	22		FDDR.CLK	Output	Banki - DORD	SSTLIM	Initial	5	646.55		2.951		
			roometer	Compos	Barried - DONDO	2015.08	Current	5	646.55	+0.00	2.951		
	23		FOOR CS.N	Output	Bankd - DDRDD	SSTLAM	Initial	5	1656.44		3.006		4
							Current	2	1656.44	+0.00	3.008		-
	NO		FOOR, DM, RDQ.	Inout	Bank0 - DORDO	SSTUBB	Current	2	75444.60	-0.00	3,005		-
	8.		Conception of the local division of the loca	and the second se	PROPERTY.	No. of Concession, Name	Initial	Statement of the local division of the local	75464.69		1.005		
Operating Hode:			FOOR, DMJRDQ.	 Inout 	Bank0 - DORDO	\$571.181	Current		75444.69	+0.00	3.005		
Power ACTIVE	*0		FDD#_DQS(0)	Inout	Bankl - DDRID	SSTUBI	Initial	5	138938.39	100 M 12 Star	2,951	2.00	
ACTIVE .			and reduction	•	earlier - Demos	- Arrisant	Current	5	138928.39	+0.00	2.951		
Operating Conditions:	27 0		FDDR_DQ5(1)	Inout	Bank0 - DORIO	5571.188	Initial	3	138928.39	+0.00	2.951 2.951		4
Taning WORST				10.000			Current		1656.44	+0.30	1.006		8
	28		FOOR, DQS, TM.	Output	Bank0 - DDRID	1571,188	Current	5.	1656.44	+0.00	3.008		-
Power: TYPECAL	20						Initial	5	75444.69		3.005		-
Total Power			FDDR_DQ(0)	Inout	BankS - DORSO	SSTUB	Current	5	75444.69	+0.00	3.005		
			FDDR, DQD01	 Inout 	Bankt - DDRID	SSTUB	Initial	5	75464.69		3.005		
Initial 1759689.39vW			and a direct		Charles and the second second	100000	Current	5	75444.69	+0.00	3.005		
Current: 1759889.39vm	1		PROF BOALS	all have a	B	Levenses	Initial		75444.69	1	5.008		100

Tooltips are available for each cell of the Table. For output and inout ports, the tooltip displays the Port Name, Macro Name, Instance Name and Package Pin. Inout ports are identified by a blue bubble icon.

6.10.7.2.1 Search and Regular Expressions

To search for a specific Port, enter the Port Name in the Port Name Search field and click Search. Regular expressions are accepted for the search. All Port Names matching the regular expression are displayed. The regular

expression "FDDR*", for example, results in all the output ports beginning with FDDR in the Port Name appearing in the display.

Figure 6-31. Search Field and Regular Expressions

Status • Port Direction Bank D Standard State Obtgot Port Decry	ane F	FODR*						Search						Sort By Initial	
FODR_BA[1] Output Bando DDR STLM Correct S 1868.44 -0.00 2008 17 FDDR_BA[0] Output Bando DDRD SSTLM Initial S 1868.44 -0.00 3.008 18 FDDR_BA[1] Output Bando DDRD SSTLM Correct S 1556.44 3.008 19 FDDR_BA[2] Output Bando DDRD SSTLM Correct S 1556.44 3.008 20 FDDR_CASLN Output Bando DDRD SSTLM Correct S 1556.44 3.008 21 FDDR_CASL Output Bando DDRD SSTLM Correct S 1556.44 3.008 22 FDDR_CASL Output Bando DDRD SSTLM Correct S 1556.44		Status	-	Port		Direction -	Bank		State 💌		(#WI)		(ms)		
17 ✓ FDDR,BA[3] Output Bando - DDRDO SST1381 Initial Current 5 1556.44	1		FDD	R, ADDRI	9]	Output	Bank0 - DDRIO	SSTLEBI		5		+0.00			
B PDDR_BA[1] Output Bankl - DORD SSTLBS Initial S 1555.44 - 3.088	1		FDD	R. 84(0)		Output	Bank0 - DDRIO	SSTLER	Initial	3	1656.44		3.005		
39 FDDR_BA[2] Output Bank0 - DDRD0 STL381 Owner 5 1200x44 -0.00 3.005 20 FDDR_BA[2] Output Bank0 - DDRD0 STL381 Owner 5 150644 -0.00 3.005 20 FDDR_CAS_N Output Bank0 - DDRD0 STL381 Owner 5 1506444 -0.00 3.005 21 FDDR_CKE Output Bank0 - DDRD0 STL381 Owner 5 1506444 -0.00 3.005 22 FDDR_CKE Output Bank0 - DDRD0 STL381 Owner 5 1506444 -0.00 3.005 22 FDDR_CKE Output Bank0 - DDRD0 STL381 Current 5 1506444 -0.00 3.005 23 FDDR_CMM_RDQ Output Bank0 - DDRD0 STL381 Current 5 1506444 -0.00 3.005 24 FDDR_CM_RDQ Innoit	1		FDD	R 84(1)		Output	Bank0 - DDRID	SSTLER	Initial	5	1656.44		3.008		
20 FDDR_CAS_N Output Bando - DORDO ST113B Owner 5 155644 -0.00 3.008			200	-						5	1656.44		3.005		
Zi FDDR,CKE Output Bando - DORID SSTLBIL Current S 1556.44 -0.00 J008 Zi FDDR,CKE Output Bando - DORID SSTLBIL Current S 1556.44 -0.00 J005 Zi FDDR,CKK Output Bando - DORID SSTLBIL Current S 1556.44 -0.00 J005 Zi FDDR,CKK Output Bando - DORID SSTLBIL Current S 646.55 -0.00 J008 Zi FDDR,CM,MEQC Output Bando - DORID SSTLBIL Current S 1555.44 -0.00 J008 Zi FDDR,CM,MEQC Innoit Bando - DORID SSTLBIL Current S 1554.44 -0.00 J005 Zi FDDR,CM,MEQC Innoit Bando - DORID SSTLBIL Current S 7544.69 -0.00 J005 Zi FDDR,CQ(RD) Inn		_	100	-						5		+0.00			
22 ✓ FDDR,CLK Output Band0 - DORD SSTL3BI Current 5 4064.55 -0.00 2.951 22 ✓ FDDR,CLK Output Band0 - DORD SSTL3BI Current 5 646.55 -0.00 2.951 23 ✓ FDDR,CLK Output Band0 - DORD SSTL3BI Current 5 646.55 -0.00 3.008 24 Ø FDDR,CM,RDQ. Ø Inout Band0 - DORD SSTL3BI Current 5 7544.69 -3.005 26 Ø FDDR,M,RDQ. Ø Inout Band0 - DORD SSTL3BI Current 5 7544.49 -3.005 26 Ø FDDR,M,RDQ. Ø Inout Band0 - DORD SSTL3BI Current 5 7544.49 -3.005 26 Ø FDDR,DQ(20) Ø Inout Band0 - DORD SSTL3BI Current 5 1309.3.99 -2.953. <td< td=""><td>-</td><td></td><td>1000</td><td></td><td></td><td>Output</td><td></td><td>10000</td><td>Current</td><td>5</td><td>1656.44</td><td>+0.00</td><td>3.008</td><td></td><td></td></td<>	-		1000			Output		10000	Current	5	1656.44	+0.00	3.008		
Connect S 646.55 -0.00 2.953 22 FDDR_CS_N Output Bank0 - DORD SSTLBI Current 5 1555.44 3.008 24 Ø FDDR_CM_RDQ. Inout Bank0 - DORD SSTLBI Current 5 1555.44			FDD	R, CKE		Output	Bank0 - DDRIO	SSTLIBI	Current	5	1656.44	+0.00	3.005		
No. Correct 3 1595.44 -0.00 3.008 20 FDDR_DM_RDQ. 9 Inout Bankd - DORD SSTL381 Current 5 7544.409 -0.00 3.005 20 FDDR_DM_RDQ. 9 Inout Bankd - DORD SSTL381 Current 5 7544.409 -0.00 3.005 20 FDDR_DM_RDQ. 9 Inout Bankd - DORD SSTL381 Current 5 7544.409 -0.00 3.005 20 FDDR_DQS[01] 9 Inout Bankd - DORD SSTL381 Current 5 13493.39 -0.00 2.953 20 FDDR_DQS[1] 9 Inout Bankd - DORD SSTL381 Current 5 13493.39 -0.00 2.953 20 FDDR_DQS_TML Output Bankd - DORD SSTL381 Current 5 13493.39 -0.00 2.953 20 FDDR_DQS_TML <	×		FDD	R, CUK		Output	Bank0 - DORIO	SSTLER		5	646.55	+0.00	2.951		
25 0 FDOR_DM_RPQ 9 Invoit Bank0 - DDRID SSTLIBI Initial 5 75444.69 3.005 26 0 FDOR_DM_RPQ 9 Invoit Bank0 - DDRID SSTLIBI Initial 5 75444.69 0.00 3.005 26 0 FDOR_DQS(0) 9 Invoit Bank0 - DDRID SSTLIBI Initial 5 138938.39 -0.00 2.951 27 0 FDOR_DQS(1) 9 Invoit Bank0 - DDRID SSTLIBI Current 5 138938.39 -0.00 2.951 28 V FDDR_DQS_TML Output Bank0 - DDRID SSTLIBI Current 5 138938.39 -0.00 2.951 29 V FDDR_DQS_TML Output Bank0 - DDRID SSTLIBI Current 5 138938.39 -0.00 2.951 20 V FDDR_DQS_TML Output Bank0 - DDRID STLIBI	-		FDD	R,CS,N		Output	Bank0 - DDRIO	SSTLIBI		5		+0.00			
25 0 FDOR_DM_RPQ 9 Invoit Bank0 - DDRID SSTLIBI Initial 5 75444.69 3.005 26 0 FDOR_DM_RPQ 9 Invoit Bank0 - DDRID SSTLIBI Initial 5 75444.69 0.00 3.005 26 0 FDOR_DQS(0) 9 Invoit Bank0 - DDRID SSTLIBI Initial 5 138938.39 -0.00 2.951 27 0 FDOR_DQS(1) 9 Invoit Bank0 - DDRID SSTLIBI Current 5 138938.39 -0.00 2.951 28 V FDDR_DQS_TML Output Bank0 - DDRID SSTLIBI Current 5 138938.39 -0.00 2.951 29 V FDDR_DQS_TML Output Bank0 - DDRID SSTLIBI Current 5 138938.39 -0.00 2.951 20 V FDDR_DQS_TML Output Bank0 - DDRID STLIBI	0		FDD	R.DM.R		 Inout 	Bankd - DDRIO	SSTLER		5		+0.00			
25 0 FDDR_DQS(0) ● Inout Bank0 - DDR(D SSTL381 Initial 5 1389/33/9 2.050 27 0 FDDR_DQS(0) ● Inout Bank0 - DDR(D SSTL381 Initial 5 1389/33/9 -0.00 2.951 27 0 FDDR_DQS(1) ● Inout Bank0 - DDR(D SSTL381 Current 5 1389/33/9 -0.00 2.951 28 ✓ FDDR_DQS_TML Output Bank0 - DDR(D SSTL381 Current 5 1585.44 -3.008 38 ✓ FDDR_DQS_TML Output Bank0 - DDR(D SSTL381 Current 5 1585.44 -0.00 1.008	0		FDD	R.DM.R		Inout	Bank0 - DDRIO	SSTLIBI	Initial	5	75444.69		3.005		
27 O FDDR_DQS[1] ● Inout Bank0 - DDRD SSTL381 Current S 139038.39 -2.051 28 ✓ FDDR_DQS_TML Output Bank0 - DDRDO SSTL381 Current S 139038.39 -0.00 2.951 28 ✓ FDDR_DQS_TML Output Bank0 - DDRDO SSTL381 Current S 139038.39 -0.00 2.951 29 ✓ FDDR_DQS_TML Output Bank0 - DDRDO SSTL381 Current S 1555.44 -9.00 3.008			FDD	R DOSIO	1	@ Inout	Bank0 - DDRIO	SSTLER	Initial	5	138928.39	1000	2.951		
Current S 1595.8 yr -1000 2951 28 FDDR,DQS,TM Output Banilo - DDHIO SSTL381 Initial 5 1555.44 -3.00 3.000 20 Current 5 1555.44 -9.00 3.000			-						Initial	5	138928.39		2.951		
Currett 5 1050.44 +0.00 3.008	-									5		+0.00	3.008		
				-	99.s.				Current	5	1656.44 75444.69	+0.00	3.008		
20 i FDDR,DQ(0) I mout Bank0 - DDRD STL181 Intell S 75444.69 -0.00 3.005									Current		75444.69	+0.00	3.005		1

6.10.7.2.2 Status Column

The icon in the Status Column displays the status of the Output Port.

lcon	Status and Explanation
*	OK - The IO attributes match the suggestion in Output Drive and Slew Table.
8	Error – The Timing constraints for this IO are not met in Output Drive and Slew Table.
0	Information – you can improve the power and/or timing of the IO by applying the suggestion in Output Drive and Slew Table.

6.10.7.2.3 Column Display and Sorting

To hide or unhide a column, click on the drop-down menu of a column header and select Hide Column or Unhide All Columns.

To sort the contents of a column, select the column header, and from the right-click menu, select Sort /A to Z/Z to A/Sort Min to Max/Sort Max to Min as appropriate.

6.10.7.2.4 Set Output Load

To set the output load of a port, click the Port and click **Set Output Load** or edit the value in the Current Output Load cell. Initial value remains unchanged.

6.10.7.2.5 Restore Initial Value

To restore a Port's output load to the initial value, select the output port and click **Restore Initial Value**. The current value changes to become the same value as the initial value.

6.10.7.3 Output Drive and Slew

The Output Drive and Slew page displays the Output Drive and Slew of all output/inout ports of your design.

The display can be sorted according to the initial, current or suggested values. To change the sorting, click the Sort By drop-down menu to make your selection.


Three values are displayed for Output Drive and Slew of each IO output/inout port:

• Initial – This is the initial value when the IO Advisor is launched.

Libero SoC[®] v2021.1 Implement Design

- Current –This is the current value which reflects any changes you have made, including suggestions you have accepted from the IO Advisor.
- Suggested This is the suggested value from the IO Advisor for optimum power and timing performance.

Figure 6-32. IO Advisor – Output Drive and Slew



6.10.7.3.1 How the Suggested Values Are Computed

The IO Advisor provides suggestions for output drive and slew values according to the following criteria:

- When the user has set no output delay constraint for the port, the IO Advisor suggests IO attribute values that generate the lowest power consumption.
- When the user has set an output delay constraint on the port, the IO Advisor suggests IO attribute values that generates the lowest power consumption and positive timing slacks. If the slacks of all attribute combinations are negative, the IO Advisor suggests an attribute combination (Drive strength and slew) that generates the least negative slack.

In this screen, you can change the drive strength and slew of the design output I/Os. Select the out drive and/or the slew current value cell. Click the cell to open the combo box. Choose the value you want from the set of valid values. You can restore the initial values by clicking **Restore Initial Value**.

To make changes to multiple I/Os, select multiple I/Os (Control+click), click **Set Slew** or **Set Outdrive**, select the value, and click **OK**.

6.10.7.3.2 Apply Suggestion

To apply the suggested value to a single output port, select the output port and click Apply Suggestion.

To apply the suggested values to multiple ports, select the multiple ports (Control+click) and click Apply Suggestion.

6.10.7.4 Adjust ODT and Schmitt Trigger

This page allows you to set the Schmitt Trigger setting (On/Off), On-Die Termination (ODT) Static setting (On/Off), and the ODT Impedance (in Ohms) to valid values for all Input/Inout IOs of your design. The IO Advisor page instantly gives you the Power (in uW) and Delay (in ns) values when you make changes. If the suggested values meet your design's power and/or timing requirements, you can accept the suggestions and continue with your design process.


Figure 6-33.	IO Advisor –	Adiust ODT a	nd Schmitt	Triager

	Adj	ust ODT ar	nd Schmitt Trig	ager .										
IO Attributes	Path	ane				Search							SertBy	2154
Output Load Output Drive & Siew ODT & Schmitt Trigger		Status	• Port •	Direction •	East	• 10 Standard	• State •	Schmitt .	ODT Static •	Impedance information	Power -	Power Change(%)	Delay (m)	· Siach
Summary	100	-					Initial		OW	50	75444.69		3.005	
Determine A	2	0	FDDR_DM_RDQ_	O boot	Bankt - DDRID	15TLIM	Current	100	ON .	10	75444.00	+0.00	3.005	-
	1211						Suggested	-	Off	150	31511.84	-55.58	3.005	
	1	-					Initial	1.14	Off	50	138928.39		2.953	
	-3	0	FDDR_DQS[8]	Inout	Bank0 - DDRSD	SSTLAR	Current		ON.	50	138829.39	+0.00	2.951	
	Contract Contract	C.L.	P. Dati II	OR DOGINI			Suggested		OW	150	15061.50	-60.37	2.950	-
	1000		FDOR DC Macro	ADVERTISE OFF			Initial		CH .	50	138828.39		2.953	-
	4	0	PDDR, DC	RIGHTOORC 0/9	0 1008 005 0/0	treate	Current		CH CH	50	138929.39	+0.00 -60.17	2.951	-
	-		Pin: All				Suggested			150	35062.50 34554.35	40.32	2,950	-
	100	0			Banki - DORIO	SSTLAR	Initial Current		OW	50	74034.35	+0.00	1.739	
	3		FDDR_DQS_TM.	arbrit	8440 - 00400	301038			OF	150	14234.35	-0.00	1,740	-
	1000	2.000		1000			Suggested		Off		75444.00	-9.9	3.005	-
r r	6	0	FDOR_DQ(0)	· best	Banko - DORIO	1571.180	Current		Off	50	75444.69	+0.00	3,005	
Concernant of the day	-	•	and a state of the	· Prest		Jonus	Suggested		OW	150	31511.84	-55.56	3.005	
Operating Mode:	-	-					Indust		Off	50	75444.09	92.52	1.005	
Poweri ACTIVE	1	0	FDOR DOGUI	· Incut	Bankl - DORSO	35TL38	Current		CH CH	30	75444.60	+0.00	3.005	
	(interest	-	and address			and a second	Suggested		Off	150	30511.04	-55.56	1.005	
Operating Conditions:	-	1000					Indust		OW	50	25446.00		1.008	100
Taning WORLT	-	0	FDDR.DQ(11)	· Inout	Bank8 - 00600	SSTLIN	Current		OW	50	75444.60	+0.00	3.008	
	-	-	and a dard	1000 C		Contraction of the local distribution of the	Suggested	-	Off	150	10111.04	-55.58	1.004	-
Power: TYPECAL							Initial		OFF	50	75444.00		3.008	
2012	3	0	FDDR, DQ(12)	Inout	Bankd - DORSO	SSTLIN	Current .		Off	50	75444.09	+0.00	3.008	
Total Power:		1					Suggested		OW.	150	33511.84	-55.58	3.008	
Initial 1759889.39um														

Note: ODT is not allowed for 2.5V or higher single-ended signals. It is allowed for differential signals.

6.10.7.4.1 Search and Regular Expressions

To search for a specific Port, enter the Port Name in the Port Name Search field and click Search. Regular expressions are accepted for the search. All Port Names matching the regular expression are displayed. The regular expression "RESET*", for example, results in the input/inout ports with the port name beginning with "RESET" appearing in the display.



Na Edit View Help																	
KAdvisor Introduction	Adjust ODT	and Schm	itt Trigger														
+ 10 Attributes	PartName MESS	II.+				Search									Settly	Intel	
Output Load Output Drive & Slew ODT & Schmitt Troper	Status	· Po	et 💌 Die	ection = B	-	30 Standard	State	•	Tripper	OUT Static	ODI Impedancelation	Power		Perser Ohange(%)	Delay (m)	•	Slack (m)
Summary	11	INT, ASS	100 I I I I I I I I I I I I I I I I I I	Barik) -	00400	D/CMOS28	Initial Current Supported		08	10 10	-	34213 34213 34213		-1.00	2.MS 2.MS 2.MS		
Power ACTIVE Operating Conditions Tening WORST Power TYPECAL Total Power																	
Initial LYSSEES.Jour	×							1.0				_	_				
Serving 0.00%	Set Schoot Trapper	[Set 007 Stell	Set ODT Sripeda	rnon) (Apply Suppre	een) (Ar	ntere India' linke	0								See De Annell		
heady														PanikTú4 Dauk	-		lines

6.10.7.4.2 Status Column

The icon in the Status Column displays the status of the input/inout ports.

lcon	Status and Explanation
1	OK - The IO attributes match the suggestion in the Adjust ODT and Schmitt Trigger Table.
8	Error – The Timing constraints for this IO are not met in the Adjust ODT and Schmitt Trigger Table.
0	Information – you can improve the power and/or timing of the IO by applying the suggestion in the Adjust ODT and Schmitt Trigger Table.

6.10.7.4.3 Column Display and Sorting

To hide or unhide a column, click on the drop-down menu of a column header and select Hide Column or Unhide All Columns.

To sort the contents of a column, select the column header, and from the right-click menu, select Sort /A to Z/Z to A/Sort Min to Max/Sort Max to Min as appropriate.

6.10.7.4.4 Set Schmitt Trigger

For IO Standards that support the Schmitt Trigger, you can turn the Schmitt Trigger On or Off. Select the IO and click **Set Schmitt Trigger** to toggle on or off. Your setting is displayed in the Schmitt Trigger column for the IO.

6.10.7.4.5 Set ODT Static

For IO standards that support ODT static settings, you can turn the ODT Static On or Off according to your board layout or design needs:

- On The Termination resistor for impedance matching is located inside the chip.
- Off The Terminator resistor for impedance matching is located on the printed circuit board.

To turn the ODT Static on or off, click to select the input/inout port and from the pull-down menu, toggle on or off. You can also turn ODT Static on or off by clicking **Set ODT Static** and toggling on or off.

6.10.7.4.6 Set ODT Impedance (Ohm)

For each input/inout in your design, valid ODT Impedance values (in Ohms) are displayed for you to choose from. Click to select the input/inout port and select one of the valid ODT impedance values from the pull-down list in the ODT Impedance column. You can also click **Set ODT Impedance** to choose one of the valid ODT impedance values. The Power and Delay values may vary when you change the ODT Impedance (Ohm).

Note: When ODT_static is set to OFF, changing the ODT_Impedance value has no effect on the Power and Delay values. The Power and Delay values change with ODT_Impedance value changes only when ODT_static is set to ON.

6.10.7.4.7 Apply Suggestion

To apply the suggested value to a single input/inout port, select the port and click **Apply Suggestion**. To apply the suggested values to multiple ports, select the multiple ports (Control-click) and click **Apply Suggestion**.

6.10.7.5 Restore Initial Value

To restore an input/inout port's attribute values to the initial values, select the port and click **Restore Initial Value**. The current value changes to the same value as the initial value.

6.10.7.6 Summary of Changes

This screen provides a summary of the timing and power changes you have made in the IO Advisor.

Figure 6-35. IO Advisor – Summary

OAdvisor Introduction	Summary of the Changes							
+ 10 Attributes	Name	Outdrive Slew	Output Load Schmitt Trip	er Offinnedanie	ODT Statu	10 Delay	IO Slack	10 Power
Output Load								
	* Summary							
Output Drive & Siew	* Power Changes							
ODT & Schmitt Trippe	Initial: 1780506.120 v/V Current: 1675663.949 v/V							
Summary.	Content: 5675663.949 UW Change: 104044.171 UW15.0950							
	Taxing Changes							
	Initial number of 30s with Negative Slack: 0							
	Current number of IOs with Negative Slack: 0							
	Initial Word Slack: -							
	Current World Stack:							
	4 30 Attribute Changes (per 30)							
	+ FDOR, ADOR(0)							
	Initial		Spr			3.008 m	NR.	1347.055 vW
	Current		10 #*			3.125 m (+3.80%)	NA	1347.055 wW (0.00%)
	# PDOR_ADDRI34						100	
	Initial		Sof			3.005 mi	NA	1347.055 wW
	Current		10 pF			3.122 mi (+3.90%)	NO.	1347.055 vW (0.00%)
	+ FOOR DOSIST							
	b-ital				Off	2.950 #4	No.ik	136367.217 ww
	Current				On .	2,850 mi (-0.02%)	No.	136387.217 wW (0.00%)
	 FODR, DQS, TMRCH, 0, IN 							
	Initial				Off	1.739 m	NA	74E54.55E uW
	Current				On	1.740 mt (+0.03%)	NH	74154.551 u/i/ (0.00%)
	 ADDR_DQD8 							
	Initial			\$2 she	on	3.005 mi	NUK.	75362.306 uW
and the second second	Current			150 ohm	00	3.005 ms (+0.01%)	NA	33262.750 www.555.77%g
	# FDDR_DQ(11)							
perating Hode:	Initial			50 ohm		3-008-ms	NA.	75202.106 v/W
OWER ACTIVE	Current			150 ohm		3-008 no (-0.00%)	NA.	33262.710 vW (-55.77%)
	 PDOR_DQ[12] 			50 photo		8.648 m		75202.106 v/W
perating Conditions:	Britial Current			30 ohm 75 ohm		3.008 ms 3.008 ms (-0.00%)	NA NA	54235.994 ultra 27.88%
	+ pdf_pond			Co and		10.00ml	14.4	area and a second of
ming worst	billal	sow				3.673 m	NA	461.257 vW
OWER TYPECAL	Current	MEDBUM				3.322 mi (13.29%)	NA.	461.372 VW (+0.13%)
	· NO RESELN							and an instance
stal Power	Inital		08			2.876-14	NA.	342.134 v/W
	Current		On			2.075 mi (-0.00%)	NA	342.255 uW (+0.54%)
stat 1780508.12vW	20020		1997					
urrent) 1675663.55um								

You can save the summary by clicking Save Summary, selecting the save format (text or CSV), and clicking OK.

To commit IO Attribute changes you have made to the database (the *io_pdc file), choose **Save** from the File Menu (**File > Save**). Click **OK** in the dialog that appears.

Note: After saving the changes into the pdc file and database, the summary refreshes automatically and shows the latest data as per the latest database.

6.10.8 Simultaneous Switching Noise

Simultaneous Switching Noise (SSN) is the Libero SoC voltage noise analysis tool. It provides a detailed analysis of the noise margin on each I/O pin in the design based on the pin information as well as all the other active pins placed in the same I/O bank of the design. The tool computes the noise margin based on I/O Standards, Drive Strength, and placement of the pin. The SSN Analyzer helps you achieve the desired voltage noise margin, resulting in improved signal integrity.

Right-click SSN Analyzer in the Design Flow window and select Open Interactively to open the SSN Analyzer.

6.10.8.1 Supported Families

The SSN Analyzer supports the SmartFusion2, IGLOO2, and RTG4 families.

6.10.8.2 Supported Die/Package

Family	Die	Package
IGLOO2	M2GL150	FC1152
	M2GL090	FG676
	M2GL060	FG676
	M2GL050	FG896
	M2GL025	FG484/VFG400
	M2GL010	FG484
SmartFusion2	M2S150	FC1152
	M2S090	FG676
	M2S060	FG676
	M2S050	FG896
	M2S025	FG484
	M2S010	FG484
RTG4	RT4G150	CG1657

Devices and packages for which characterization data is unavailable are not supported.

6.10.8.3 Supported I/O Standard

The SSN Analyzer supports the following I/O Standards:

- LVCMOS 3.3V
- LVCMOS 2.5V
- LVCMOS 1.8V
- LVCMOS 1.5V
- LVCMOS 1.2V
- LVTTL

6.10.8.4 Supported I/O Types

Only single-end I/Os are supported. Differential I/Os are not supported.

6.10.8.5 SSN Analyzer

Three tabs are available in the SSN Analyzer:

- Noise Report
- Excluded IOs
- Summary

6.10.8.5.1 Noise Report

The **Noise Report** tab displays by default when the SSN Analyzer opens and lists all of the design's Output and Inout ports. Input I/Os are not supported. The displayed columns are:

- Bank Name/Pin Number Shows the Bank Number and the Package Pin Number of the Port.
- Port Name Shows the Port Name.
- Instance Name Shows the Instance Name of the Port.
- I/O Standard Shows the I/O Standards supported by SSN Analyzer. Supported standards are: LVCMOS 3.3V, LVCMOS 2.5V, LVCMOS 1.8V, LVCMOS 1.5V and LVCMOS 1.2V and LVTTL.
- Drive Strength (mA) Drive Strength selections are available from 2 to 12.
- Static When this check box is checked, the I/O is considered neither as an Aggressor nor as a Victim. It is excluded from SSN Analysis.
- Don't Care When this check box is checked, the I/O is excluded from consideration as a Victim for Noise Margin computation. However, it is considered as an Aggressor for Noise Margin computation of other I/Os. Note: Static and Don't Care are mutually exclusive.
- Noise Margin (%) This is the Noise Margin number computed by the SSN Analyzer. A negative number (shown in red) indicates that it is outside the guideline of SSN analysis.
- Within Guideline– Either Yes (Positive Noise Margin) or No (Negative Noise Margin). The Yes (within guideline) or No (outside guideline) guideline is different for different I/O standards:
 - LVTTL/LVCMOS (3.3 V) A Yes (within guideline) is defined as follows:
 - A ground bounce voltage less than or equal to 1.25 V and a pulse width of less than or equal to 1 ns
 - A VDD dip voltage greater than or equal to VIHmin and a pulse width of less than or equal to 1 ns
 - All other LVCMOS Standards (2.5 V, 1.8 V, 1.5 V, 1.2 V) A Yes (within guideline) is defined as follows:
 - A ground bounce voltage less than or equal to VILmax for ground bounce and a pulse width of less than or equal to 1 ns
 - A VDD dip voltage greater than or equal to VIHmin and a pulse width of less than or equal to 1 ns
 - Noise margin violating the criteria for "Yes" is considered to fall outside the specified guidelines, and is reported as a "No"

• Figure 6-36. SSN Analyzer – Noise Report Tab

File Edit View Help								
0 10 4								
Note Report Excluded IOs	Summary							
fort Name :				Search				Pulse Width : Ins
Bank Name/ Pin Number	Port Name	Instance Name	10 Standard	Drive Strength (mA)	Static	Don't Care	Noise Margin (%)	Within Guideline
4 Bankil (1.5v)								
A16	WF	wr_obuf/U0/U_JOPAD	LVCM0515	4	4	10	99.01	Yes
A15	datao(28)	datao_obuf[28]/U0/U_JOPAD	LVCM0515	4	13	20	99.01	Yes
4 Bank1 (3.3v)								
128	datao[29]	datao_obuf[29]/U0/U_JOPAD	LVTTL	4	10	10	98.38	Yes
129	datao[25]	datao_obu4(25)/U0/U_JOPAD	LVCM0533	4	10	1	98.38	Ves
4 Bank2 (2.5v)								
M30	datao[4]	datao_obuf(4)/U0/U_I0PAD	LVCM0525	12	15	10	-11.65	No
N26	address1[7]	address1_obuf[7]/U0/U_DOP	LVCM0525	16	23	100	-69.11	No
M28	address1[4]	address1_obuf[-{]/U0/U_DOP	LVCM0525	16	8	P1	-50.88	No
K30	address1[3]	address1_obuf[3]/U0/U_DOP	LVCM0525	16	12	(PT)	-11.65	No
N27	address1[2]	address1_obuf[2]/U0/U_IOP	LVCM0525	16	10	20	-25.04	No
M27	address1[25]	address1_obuf[25]/U0/U_10_	LVCM0525	16	100	271	-74.95	No
L28	address1[24]	address1_obuf[24]/U0/U_10	LVCM0525	16	173	10	-74.21	No
P23	address1[23]	address1_obuf[23]/U0/U_JO	LVCM0525	16	13	E1	-72.10	No
MQ6	address1[22]	address1_obuf[22]/U0/U_10	LVCM0525	16	1	27	-32.03	No
N25	address1[21]	address1_obuf[21]/U0/U_10	LVCM0525	16	10	10	+68.80	No
828	address1[20]	address1_obuf[20]/U0/U_10 .	LVCM0525	16	10	171	-73.62	No
N24	address1[1]	address1_obuf[1]/U0/U_DOP	LVCM0525	16	10	(F1)	-49.89	No
P24	address1[19]	address1_obuf[19]/U0/U_10	LVCM0525	16	13	(FT)	-59.92	No
L29	address1[15]	address1_obuf[15]/U0/U_10	LVCM0525	16	173	177	-76.35	No
127	address1[14]	address1_obuf[14]/U0/U_JO	LVCM0525	16	10	23	-62.78	No
L30	address1[13]	address1_obuf[13]/U0/U_10_	LVCM0525	16	10	20	-75.03	No
P30	address1[12]	address1 obuf[12]/U0/U 10	LVCM0525	16	11	273	100.00	Yes
4 Bank3 (2.5v)								
A829	mio	mio_obut/U0/U_IOPAD	LVCM0525	6	. 13	23	70.52	Yes
W29	datao(20)	datao_obuf[20]/U0/U_JORAD	LVCM0525	12	13	20	74.07	Yes
U25	datao[15]	datao_obuf[15]/U0/U_JOPAD	LVCM0525	12	23	ED	68.75	Ves
M23	detacil Al	datas abuiltA10.00.00AD	DUCMOS25	12	121	1993	75.33	Var
								Run Analysis Save Rep

Right-click Menu Items

The following menu items are available when you right-click an I/O. You can select multiple I/Os and then right- click to apply the menu items to all selected I/Os. Available menu items are:

- Configure I/O in I/O Editor Allows you to reconfigure I/Os, such as changing the I/O Standard or the Pin
 Assignment or both to improve the noise margin.
 - Note: This menu item is only active when the I/O Editor is open.
- Show in Chip Planner Allows you to cross-probe the selected I/Os in Chip Planner. Note: This menu item is only active when the Chip Planner is open.
- Mark Selected Static Marks the selected I/Os as static (excluded from Noise Analysis).
- Unmark Selected Static Unmarks the selected I/Os as static (included for Noise Analysis).
- Mark Selected Don't Care Marks the selected I/O as Don't Care (Not to be considered as Victim).
- Unmark Selected Don't Care Unmarks the selected I/0s as Don't Care (to be considered as Victim).
- Copy Selection Copies the selected I/Os to the Clipboard for pasting into other applications.
- Print Selection Copies the selected I/Os and sends to the printer.
- Sort by Package Die Pad Number Sorts the Pin Number by the order of the I/O Pad number. Use this option to find a pin and its neighboring pins. All used pins are arranged in order of proximity (geographical proximity).
- Search and Filter– Filtering is available for Port Names. For example, if you enter the search pattern "DATA*" in the Port Name field and click Search, the list is populated with all I/O names beginning with DATA. Names not beginning with DATA are excluded from the list. Filtering allows you to focus on I/Os you are interested in for SSN Analysis.
- **Pulse Width** The Pulse Width is the settling time of the signal bounce. It is a threshold value which the signal bounce must exceed before the signal bounce is recognized for SSN calculation. Select 1ns or 0ns. Selecting 0ns means that any signal bounce with a pulse width above 0ns is recognized for SSN calculation. A selection of 1ns means only signal bounces with a pulse width at or above 1ns are recognized for SSN calculation. Changing the Pulse Width selection discards all the changes made for the current Pulse Width selection and triggers a re-analysis based on the new Pulse Width.
- **Run Analysis** This button is not active when SSN first opens. It is activated only when you have made changes in the Noise Report. These changes may include one or more of the following:
 - Checking/unchecking the **Don't Care** check box for one or more I/Os.
 - Checking/unchecking the **Static** check box for one or more I/Os.

When you have made your changes, click Run Analysis and SSN will recompute the Noise Margin number.

- Save Report Click Save Report to save the Noise Report in one of three formats:
 - Text Text file with *.txt file extension
 - CSV Spreadsheet file with *.csv file extension
 - XML XML file with *.xml file extension

6.10.8.5.2 Excluded I/Os

This tab displays all I/Os excluded from Noise Analysis. Excluded I/Os include:

- I/Os on unsupported I/O standards
- I/Os marked as Static in the Noise Analysis tab
- JTAG I/Os for which Noise Analysis is irrelevant

Figure 6-37. SSN Analyzer – Excluded I/Os Tab

aise Report Excluded IOs	Summary				
and the second sec					
Bank Name/Pin Number	Port Name	Instance Name	IO Standard	Comment	
Bank8 (2.5v)					
Bank7 (2.5v)					
Bank6 (1.2v)					
# Bank5 (1.8v)					
AK19	ast2	ast2_obuf/U0/U_IOPAD	LPDDRI	IO Standard is not supported	
AE27	ast1	ast1_obuf/U0/U_IOPAD	LPDDRI	IO Standard is not supported	
AE18	datao[30]	datao_obuf[30]/U0/U_IOPAD	SSTL18I	IO Standard is not supported	
Bank3 (2.5v)					
Bank2 (2.5v)					
Bank1 (3.3v)					
4 Bank0 (1.5v)					
D15	datao[10]	datao_obuf[10]/U0/U_IOPAD	HSTLI	IO Standard is not supported	
D14	datao[11]	datao_obuf[11]/U0/U_IOPAD	HSTLI	IO Standard is not supported	

The Noise Report includes these columns:

- Bank Name/Pin Number
- Port Name
- Instance Name
- I/O Standard
- Comment Specifies the reason for exclusion, e.g., unsupported I/O Standards or Marked as Static I/Os

You can right-click an I/O previously marked as static in the Excluded I/Os list and select Unmarked Selected Static to include it in Noise Report Analysis.

6.10.8.5.3 Summary

The Summary tab displays a summary of the SSN Analyzer. Click **Save Summary** to save the summary in Text, CSV, or XML format.

Figure 6-38. SSN Analyzer - Summary

💓 SSNAnalyze	r																					23
File Edit W																						
000																						
Noise Report	Excluded 10s	Summary																				
SSN Analyzer	Summary:																					-
Vendor: Program: Date : Version: Family : Die : Package : Speed : Pulse Width	Copyright (C) Tue Apr 11 11 1.0 SmartFusion2 M25050T 896 FBGA -1	ro Software 1989-2017	, Release v11.9 7																			
SSN Analyzer		There are s	ome banks that	are havi	ving (DRC	C vio	olation	15													
DRC Violation Bank2 pin pla	is : acement from "N	130" to "K3)" has exceeded	vdd bour	unce	e limit	nit of	of drive	e stren	gth: "12	2" and I	IO Sta	andare	d "LVO	40525	۳.						
																		_				
					_	_	_					_						_	Save	Summ	ary	
													Fam	Smarth	usion2	Die:N	1250501	Pkg	1:896 FB	GA S	Speed	: -1

6.10.8.6 User Action When SSN Noise Analyzer Reports Failure

When the SSN Noise Analyzer reports poor Noise Margin or Failure, take the following steps to improve the noise margin:

- 1. Change the I/O Standard to one that has a lower noise impact for the failing I/O Bank.
- 2. Select the lower Drive-Strength to reduce the noise. Open the I/O Advisor to see the power/timing impact of the specific I/O cell.
- 3. After making these changes, rerun the SSN Analyzer to see if the noise margin of the I/O Cell improves. In this scenario, Place and Route information remains intact.
- 4. If the improvement is not significant, open the Pin Attributes Editor and change the placement of the pin within the I/O bank to a location farther away from the noisy pins.
- 5. Spread the failing pins across multiple I/O banks. This will reduce the number of aggressive outputs on the power system of the I/O bank.
- 6. Rerun Place and Route and rerun SSN Analyzer to check the Noise Report.




Figure 6-39. SSN Analyzer in the Design Flow

For more information, see Simultaneous Switching Noise and Signal Integrity Application Notes.

7. Configure Hardware

7.1 Programming Connectivity and Interface

In the Libero SoC Design Flow window, expand **Configure Hardware** and double-click **Programming Connectivity and Interface** to open the Programming Connectivity and Interface window. The Programming Connectivity and Interface window displays the physical chain from TDI to TDO or SPI Slave configuration.

The Programming Connectivity and Interface view enables the following actions for non-target devices.

- Select Programming Interface Select JTAG or SPI Slave mode. SPI Slave mode is supported by FlashPro5 for SmartFusion2 and IGLOO2 devices, and by FlashPro6 for SmartFusion2, IGLOO2 devices. SPI Slave mode is not supported for RTG4 devices. JTAG is the default interface.
- Construct Chain Automatically Automatically construct the physical chain.
- Add Microchip Device Add a Microchip device to the chain.
- Add Non-Microchip Device Add a non-Microchip device to the chain.
- Add Microchip Devices From Files Add a Microchip device from a programming file.
- Delete Selected Devices Delete selected devices in the grid.
- Scan and Check Chain Scan the physical chain connected to the programmer and check if it matches the chain constructed in the grid.
- Zoom In Zoom into the grid.
- **Zoom Out** Zoom out of the grid.

7.1.1 Hover Information

The device tooltip displays the following device information if you hover your pointer over a device in the grid:

- **Name** User-specified device name. If you have two or more identical devices in your chain you can use this field to give them unique names.
- Device Device name.
- File Path to programming file.
- **Programming action** When a programming file is loaded, the user can select a programming action for any device which is not the Libero design device.
- IR Device instruction length.
- **TCK** Maximum clock frequency in Hz to program a specific device; Libero uses this information to ensure that the programmer operates at a frequency lower than the slowest device in the chain.


7.1.2 Device Chain Details

The device within the chain has the following details:

- Libero design device Has a red circle within Microchip logo. Libero design device cannot be disabled.
- · Left/right arrow Move device to left or right according to the physical chain.
- Enable Device Select to enable the device for programming; enabled devices are green, disabled devices are gray.
- **Name** Displays your specified device name.
- File Path to programming file.
- Set as Libero Design Device The user needs to set Libero design device when there are multiple identical Libero design devices in the chain.

Right-Click on the device to view the following options.

Figure 7-1. Right-click Properties



- **Configure Device** Ability to reconfigure the device (for a Libero SoC target device the dialog appears but only the device name is editable).
- Enable Device for Programming Select to enable the device for programming; enabled devices are green, disabled devices are gray.
- Load Programming File Load programming file for selected device. (Not supported for Libero SoC target design device.)
- Set Serial Data Opens the Serial Settings dialog box; enables you to set your serialization data.
- Select and Configure Action/Procedures (for devices other than the Libero SoC target design device) -
 - Select an action to program The selected action will be programmed in the Libero environment and saved to an exported FlashPro Express job.
 - Configure actions and procedures:
 - Actions List of programming actions for your device.
 - **Procedures** Advanced option; enables you to customize the list of recommended and optional procedures for an action.

To configure actions for Libero target devices, use the <u>Configure Actions and Procedures</u> tool.

• Move Device Left/Right – Move device in the chain to left or right.

For more information, see set_programming_interface Configure Actions and Procedures.

7.2 Select and Configure Actions and Procedures

In the Programming and connectivity Interface, right-click a non-target device and choose **Select and Configure Actions/Procedures**. The Configure Actions and Procedures dialog box opens, allowing you to configure actions and procedures for devices other than the Libero SoC target design device and select an action to program in the Libero environment.

Libero SoC[®] v2021.1 Configure Hardware

elect an action to program	
PROGRAM	
onfigure actions and procedures Actions	Procedures
DEVICE_INFO ENC_DATA_AUTHENTICATION ERASE PROGRAM READ_IDCODE VERIFY VERIFY_DIGEST	 ✓ SET_PROGRAM_ACTIONTYPE ✓ VERIFY_IDCODE ✓ PROC_ENABLE ✓ DO_PREPARE_BITSTREAM ✓ DO_PROGRAM ☑ DO_VERIFY ✓ DO_EXIT
	I

Figure 7-2. Select and Configure Actions and Procedures

- · Select an action to program The selected action will be programmed in the Libero environment.
- Configure actions and procedures:
 - Actions List of programming actions for your device.
 - Procedures Advanced option; enables you to customize the list of recommended and optional procedures for an action.

Note: You cannot select an action or configure actions in the chain view for the target device. To configure actions for Libero target devices, use the Configure Actions and Procedures tool.

7.3 Programmer Settings

In the Libero SoC Design Flow window, expand **Configure Hardware**, double-click **Configure Programmer**, or right-click **Configure Programmer** and choose **Programmer Settings** to view the Programmer Settings dialog.

For the JTAG interface, you can set specific voltage and force TCK frequency values for your programmer in this dialog. For the SPI Slave interface, you can set specific voltage and force SCK frequency values for your programmer in this dialog.

Note: SPI Slave mode is supported by FlashPro5 for SmartFusion2 and IGLOO2 devices, and by FlashPro6 for SmartFusion2, IGLOO2 devices. SPI Slave mode is not supported for RTG4 devices.

Figure 7-3	Programmer Settings	(FlashPro6 shown)	
rigule /-J.	i rogrammer oettings	(1 100 3110 100	

Programmer Settings	×
FlashPro6/Embedded FlashPro6 FlashPro5 FlashPro4 FlashPro3	1
-JTAG interface	
TCK Mode: Discrete Clocking	
Force TCK Frequency	
 Embedded FlashPro6 on iCide Kit supports TCK at 4MHz and above. TCK is forced at 4MHz when lower frequency is selected. 	
SPI Slave interface (FlashPro6 only)	
SCK Mode: Free Running Clock	
Force SCK Frequency 20.00 MHz	
	Set Defaults
Help OK	Cancel

The Programmer Settings dialog includes setting options for FlashPro6/5/4/3/3X. Limitation of the TCK frequency for the selected programmer:

- FlashPro6: 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 MHz
 - FlashPro5: 1, 2, 3, 4, 5, 6, 10, 15, 30 MHz
 - FlashPro4: 1, 2, 3, 4, 5, 6 MHz
- FlashPro3/3X: 1, 2, 3, 4, 6 MHz TCK frequency limits by target device:
 - Refer to target device data sheet

During execution, the frequency set by the FREQUENCY statement in the PDB/STAPL file overrides the TCK frequency setting selected by you in the Programmer Settings dialog box unless you also select the Force TCK Frequency check box.

Limitation of the SCK frequency for the selected programmer: 1.00, 2.00, 2.50, 3.33, 4.00, 5.00, 6.67, 8.00, 10.00, 13.33, 20.00 MHz

7.3.1 FlashPro5/4/3/3X Programmer Settings

For FlashPro5/4/3/3X, if you choose the Force TCK Frequency, select the appropriate MHz frequency. For FlashPro4/3X settings, you can switch the TCK mode between Free running clock and Discrete clocking. Discrete clocking should be used when there is a JTAG non-compliant device in a chain with Microchip devices. After you have made your selections(s), click **OK**.

Note: VPUMP voltage will not be checked for the SmartFusion2/IGLOO2 and newer families of devices. VPUMP does not need to be connected to the programmer for these devices.

- The Force TCK Frequency option is unchecked to instruct the FlashPro5/4/3/3X to use the TCK frequency specified by the Frequency statement in the PDB/STAPL file(s).
- FlashPro5/4/3/3X default TCK mode setting is Free running clock.

Note: The **Set Vpump** check box has been removed. For older projects prior to Libero SoC v12.6, if the Set Vpump check box is selected, the following warning appears in the log window when the design is opened for the first time in Libero SoC v12.6: Set Vpump parameter is obsolete. VPUMP will not be sensed or driven for all devices.

7.3.2 TCK Setting (ForceTCK Frequency)

If **Force TCK Frequency** is checked (in the **Programmer Setting**), the selected TCK value is set for the programmer and the Frequency statement in the PDB/STAPL file is ignored.

7.3.3 Default TCK Frequency

When the IPD/STAPL file or Chain does not exist, the default TCK frequency is set to 4MHz. When more than one Microchip flash device is targeted in the chain, the FlashPro Express software passes through all of the files and searches for the "freq" keyword and the "MAX_FREQ" **Note** field. The FlashPro Express software uses the lesser value of all the TCK frequency settings and the "MAX_FREQ" **Note** field values.

Note: The Set Vpump check box has been removed. For older projects prior to Libero SoC v12.5, if the Set Vpump check box is selected, the warning Set Vpump parameter is obsolete. VPUMP will not be sensed or driven for all devices. appears in the log window when the design is opened for the first time in Libero SoC v12.5.

7.4 Select Programmer

In the Libero SoC Design Flow window, expand **Configure Hardware** and double-click **Select Programmer** to open the Select Programmer dialog. You can also right-click **Select Programmer** to open it. The dialog displays the name, type, and port of your programmer if it is connected.

A drop-down list shows all connected programmers, allowing you to select the programmer you want. If no programmers are connected, you can connect a programmer without closing the dialog and then click **Refresh**/**Rescan Programmers**. The connected programmer will appear in the drop-down list.

Figure 7-4.	Select	Programmer	Dialog
-------------	--------	------------	--------

Programmer		
89313		•
Type: FlashPro4		
Port: usb89313 (USE	8 2.0)	

For more information, see Programmer Settings.

8. **Program Design**

8.1 Generate FPGA Array Data

The Generate FPGA Array Data tool generates database files used in downstream tools:

• *.map and *.dca files used for Programming

Double-click **Generate FPGA Array Data** or right-click **Generate FPGA Array Data** in the Design Flow window and click **Run** to generate FPGA Array Data. Before running this tool, the design should have completed the Place and Route step. If not, Libero SoC runs implicitly the upstream tools (Synthesis, Compile Netlist, and Place and Route) before it generates the FPGA Array Data.

Figure 8-1. Generate FPGA Array Data

			-	
Modu	ule(root): top	+	O	ş
Syn	thesis Implementation: synthesis			
To	lool			
÷	Create Design			
+	Constraints			
÷	Implement Design			
Ė	Program and Debug Design			
	• Generate FPGA Array Data			
	Update uPROM Memory Content			
	Configure Hardware			
	Configure Programming Options			
	🕀 🕨 Program Design			
	😟 🕨 Debug Design			
+	Handoff Design for Production			
(international state)	Handoff Design for Debugging			

Note: When importing memory files, the option **Use relative path from project directory** has been updated to **Use relative path**. This allows users to select either relative to project or relative to environment variable, depending on the setting used in Libero. This option is extended to all memory files referenced to in various configurators as well as sNVM/uPROM/SPI-Flash update tools.


8.1.1 Update uPROM Memory Content - RTG4 Only

Use the Update uPROM Memory Content tool if you have reserved space in the uPROM Configurator and, after Place and Route, you want to make changes to the uPROM clients. After you have updated the uPROM Memory Content, there is no need to rerun Place and Route.

To update the uPROM Memory Content from the Design Flow Window:

1. Right-click Update uPROM Memory Content in the Design Flow window and choose **Configure Options**.

Libero SoC[®] v2021.1 Program Design



2. When the uPROM Update Tool appears, right-click the Memory Client you want to update and choose Edit.

Figure 8-3. uPROM Update Tool

Add Clients to System		User die	ents in uPROM	
Usage statistics	Client Name	Start Address	36-bit words	
Available memory(36-bit words): 10400 Used memory(36-bit words): 700	1 my_client1	0x0	200	
Free memory(36-bit words) : 9700	2 my_client2	Edit Délete	500	
Used space	Edit Del			

The Edit Data Storage Client dialog box appears.

Figure 8-4. Edit Data Storage Client Dialog Box

○ Content from file:				
Content filled with 0s Start address:	ni Binary 💌	×	Decimal	
Use content for simulation	L.			

You can make the following changes to the uPROM client:

- Rename a Client.
- Change the memory content, memory size and start address of the client.
- Reverse your decision on whether or not to use Content for Simulation.

Note: You cannot use the Update uPROM tool to add or delete a client. To add or delete a client, you must use the uPROM Configurator to reconfigure your Clients and regenerate your uPROM component and your design.

8.1.2 Update eNVM Memory Content (SmartFusion2 and IGLOO2)

Right-click **Update eNVM Memory Content** and choose **Configure Options** or double-click **Update eNVM Memory Content** to open the dialog box and modify your eNVM client configurations.

					M Update Tool				
					User clients i	n eNVM			
		Client Type	Client Name	DepthxWidth	Start Address(Hex)	Page Start	Page End	Initialization Order	Lock Start Address
	1	Data Storage	mem	256 x 8	0	0	1	N/A	
Add to System	2	6 Serialization	ser_client	1 page	800	16	16	N/A	N/A
Jsage statistics Available pages: 2032 Used pages: 3 Free pages: 2029									
Available pages:2032 Used pages: 3		4			117				

Figure 8-5. eVNM Update Dialog Box

The eNVM Update dialog box allows you to update your eNVM content without having to rerun Compile and Place and Route. It is useful, for example, if you reserved space in the eNVM configurator within the MSS for firmware development. Use the eNVM Update dialog box after you complete your firmware development and want to incorporate your updated firmware image file into the project.

Note: To disable a client for programming, you must modify the client and select **No Content (Client is a placeholder and will not be programmed)**. The content from the memory file, serialization data file, or autoincremented serialization content will be preserved if you later decide to enable this client for programming. Clients disabled for programming will not be included in the generated bitstream and will not be programmed. To delete, create, or rename a eNVM client, return to the MSS/System Builder eNVM Configurator. See MSS Configuration - eNVM (User Guide).

8.1.3 Modify Data Storage Client

Double-click the Storage Client to open the Modify Data Storage Client dialog box.

Note: You cannot add, delete, or rename a data storage client at this point using the Modify Data Storage Client dialog box. To make such changes, return to the MSS or System Builder eNVM configuration step.

eNVM	ita		
Content:			
Memory fil	e:] []
Forma	t: Intel-Hex 👻		
🗌 Us	e absolute addressing	0	
Content file			
No Conten	t (Client is a placeholder an	d will not be programmed)	
Start address:	0x 0		
Size of word:	8 V Bits		
Number of Words:		(Decimal)	
Use as ROM			
Use Content for	Simulation		
_ Ose content for			

Figure 8-6. Modify Data Storage Client Dialog Box

You have three options to specify the eNVM content:

- Import a Memory File
- Fill eNVM content with Zero's
- Assign No Content (eNVM as a Placeholder). The client will not be included in the programming bitstream and will not be programmed

If you completed Place and Route and import a memory file for the eNVM content, you do not have to rerun Compile or Place and Route. You can program or export your programming file directly. Programming generates a new programming file that includes your updated eNVM content.

You can also specify the start address where the data for that client starts, the word size, and the number of words to reserve for the data storage client.

8.1.4 Modify Serialization Client

Double-click the Serialization Client to open the Modify Serialization Client dialog box.

Note: You cannot add, delete or rename a Serialization Client in the Modify Serialization Client dialog box. Go to the eNVM configurator inside the MSS/HPMS Configurator or the System Builder Memory page (eNVM tab) to make these changes.

Content:						
Content from file:						
Format:	Hexadecimal *					
Content auto incrementation	ented:					
Start Value:	0x 0	Step Value:	0x 20	Maximum Value:	0x	20
No content (Client is	s a placeholder an	d will not be pr	ogrammed)			
Start address:	200	\$	(Hexadecimal)			
Number of pages:	16		(128 bytes per page)			
Maximum devices to progra	m: 20	0	(Decimal)			
Use as ROM						

Figure 8-7. Modify Serialization Client Dialog Box

You have three options to specify the eNVM content:

- Import a Memory File
- Fill eNVM content with Zero's
- Assign No Content (eNVM as a Placeholder). The client will not be included in the programming bitstream and will not be programmed

If you have completed Place and Route and you import a memory file for the eNVM content, you do not have to rerun Compile or Place and Route. You can program or export your programming file directly. Programming will generate a new programming file that includes your updated eNVM content.

You can also specify the start address where the data for the Serialization Client starts, the number of pages, and the maximum number of devices you want to program serialization data into.

Setting a maximum number of devices to program for Serialization clients generates a programming bitstream file that has serialization content for the number of devices specified. The maximum number of devices to program must match for all serialization clients. To program a subset of the devices during production programming, use the FlashPro Express tool, which allows you to select a range of indices desired for programming for that serialization programming, see the FlashPro Express User Guide.

8.2 Configure Actions and Procedures


The Configure Actions and Procedures tool allows you to configure any action with optional or recommended procedures for a Libero target device. The information is saved and is used by the Run Action tool.

Notes:

- Available actions and their procedures depend on current bitstream components selected in the Generate Bitstream and Configure Options tools.
- Changing procedures for the action selected to run invalidates the Run Action tool state. Changing any other action does not affect the Run Action tool state.

To run this tool, from the Libero Design Flow window, expand Program Design and double-click **Configure Actions** and **Procedures**.

Figure 8-8. Configure Actions and Procedures Dialog Box Example



The Configure Actions and Procedures dialog box opens. See the following example figure.

	blue) and exclude recommended procedures(marked in green).
Actions	Procedures
DEVICE_INFO ENC_DATA_AUTHENTICATION ERASE PROGRAM READ_IDCODE /ERIFY /ERIFY_DIGEST	 ✓ INIT_VARIABLES_FOR_ACTION ✓ VERIFY_IDCODE ✓ PROC_ENABLE ✓ DO_ENABLE_FABRIC ✓ DO_ENABLE_SNVM ✓ DO_ENABLE_SECURITY □ DO_ENABLE_USER_PUBLIC_KEY ✓ DO_VERIFY_DIGEST ✓ DO_EXIT

Note: The actions and procedures shown will vary depending on the device family you are using and the bitstream components selected in the Generate Bitstream and Configure Options tools.

The following table lists programming file actions and supported procedures.

- Mandatory procedures are grayed out and not selectable, and must be performed.
- · Recommended procedures shown in green can be included or excluded by you.
- Optional procedures in blue can be included or excluded by you.

Table 8-1. Programming File Actions and Supported Procedures

Action	Procedures
DEVICE_INFO	SET_DEVICE_INFO_ACTIONTYPE VERIFY_IDCODE DO_READ_CERTIFICATE DO_DEVICE_INFO DO_EXIT
ENC_DATA_AUTHENTICATION	SET_AUTHENTICATION_ACTIONTYPE VERIFY_IDCODE DO_AUTHENTICATION DO_EXIT
ERASE	SET_ERASE_ACTIONTYPE VERIFY_IDCODE DO_READ_CERTIFICATE PROC_ENABLE DO_SETUP_ENVM DO_PREPARE_BITSTREAM DO ERASE DO_POST_SETUP_ENVM DO_EXIT
PROGRAM	SET_PROGRAM_ACTIONTYPE VERIFY_IDCODE DO_READ_CERTIFICATE PROC_ENABLE DO_SETUP_ENVM DO_PREPARE_BITSTREAM DO_ERASE_SECURED DO_PROGRAM DO_VERIFY (optional) DO_POST_SETUP_ENVM DO_EXIT
READ_IDCODE	VERIFY_IDCODE DO_READ_CERTIFICATE PRINT_IDCODE DO_EXIT
VERIFY	SET_VERIFY_ACTIONTYPE VERIFY_IDCODE DO_READ_CERTIFICATE PROC_ENABLE DO_SETUP_ENVM DO_PREPARE_BITSTREAM DO_VERIFY
	DO_POST_SETUP_ENVM DO_EXIT
VERIFY_DIGEST	VERIFY_IDCODE DO_READ_CERTIFICATE PROC_ENABLE DO_VERIFY_DIGEST DO_EXIT

The following table lists programming file actions and descriptions.

Table 8-2. Programming File Actions

Action	Description
PROGRAM	Programs all selected family features: FPGA Array, targeted eNVM clients, and security settings.
ERASE	Erases the selected family features: FPGA Array and Security settings.
VERIFY_DIGEST	Calculates the digests for the components (Custom Security, Fabric, or eNVM) included in the bitstream and compares them against the programmed values.
VERIFY	Verifies all selected family features: FPGA Array, targeted eNVM clients, and security settings.
ENC_DATA_AUTHENTICA TION	Encrypted bitstream authentication data.
READ_IDCODE	Reads the device ID code from the device.
DEVICE_INFO	Displays the IDCODE, the design name, the checksum, and device security settings and programming environment information programmed into the device.

Options Available in Programming Actions

The following table shows the options available for specific programming actions.

Table 8-3. Programming File Actions - Options

Action	Option and Description
PROGRAM	DO_VERIFY - Enables or disables programming verification

For information about configure actions for other JTAG devices, see the Programming Connectivity and Interface tool.

8.3 Configure I/O States During JTAG Programming

In the Libero SoC Design Flow window expand Edit Design Hardware Configuration and double-click Configure I/O States During JTAG Programming to specify the I/O states prior to programming. This feature is only available once Layout is completed.

The default state for all I/Os is Tri-state.

To specify I/O states during programming:

- 1. Sort the pins as desired by clicking any of the column headers to sort the entries by that header. Select the I/Os you wish to modify (as shown in the figure below).
- Set the I/O Output state. You can set Basic I/O settings if you want to use the default I/O settings for your pins, or use Custom I/O settings to customize the settings for each pin. See the Specifying I/O States During Programming - I/O States and BSR Details help topic for more information on setting your I/O state and the corresponding pin values. Basic I/O state settings are:
 - 1 I/O is set to drive out logic High.
 - 0 I/O is set to drive out logic Low.
 - Last Known State: I/O is set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming.

Figure 8-9. I/O States During Programming Window

	Port Name	Macro Cell	Pin Number	I/O State (Output Only
1	UNUSED	UNUSED	31	Z
2	UNUSED	UNUSED	30	z

- Z - Tri-State: I/O is tristated with weak pull up (10k ohm).

Click OK to save your settings.
 Note: I/O States During programming will be used during programming or when exporting the bitstream.

8.4 Configure Programming Options (SmartFusion2 and IGLOO2)

From the Design Flow window, double-click **Configure Programming options** or right-click and choose **Configure Options**.

Figure 8-10. Configure Programming Bitstream Settings - Configure Options

Top M	lodule(root): top	-	0	2
Active	Synthesis Implementation: synthesis			
	Tool			
V	- Synthesize			
	Verify Post-Synthesized Design			
	- • 🗇 Generate Simulation File			
	— 🧮 Simulate			
V	- B Place and Route			
	Verify Post Layout Implementation			
v .	- • 🗇 Generate Back Annotated Files			
	– 🚆 Simulate			
	- 🕰 Verify Timing			
	– 🕰 Open SmartTime			
	— 🔯 Verify Power			
	IO Analyzer			
	- 🛱 SSN Analyzer			
	Program and Debug Design			
	-• Generate FPGA Array Data			
	Update uPROM Memory Content			
	E Vonfigure Hardware			
	Programming Connectivity and Interface			
	- 👰 Configure Programmer			
	- 🛃 Select Programmer			
	Configure I/O States During JTAG Programm	ing		_
	Configure Programming Options			
	□- Program Design			
	Generate Bitstream			
	- Run PROGRAM Action			

The Configure Programming Options dialog box appears. This is where you configure programming options.

Figure 8-11.	Configure	Programming	Options	Dialog	Box

Configure Programming Options	X
Design name: mux2	
Design version (number between 0 and 65535):	
Silicon signature (max length is 8 HEX chars): 0x	
Programming recovery settings:	
Enable Auto Update	
Enable Programming Recovery	
SPI dock frequency: MHz	
SPI data transfer mode	
SPS: SPO: SPH: V	
Help	Cancel

The following is a list of options available on the Configure Programming Options dialog box.

- **Design Version** Enter a number between 0 and 65535 for the design version. This is the Design Version used for Auto Update Programming or for Back level protection.
- · Silicon signature (Hex) Enter up to eight hexadecimal characters

The Programming Recovery settings enable you to set your Auto Update and Programming Recovery options for programming.

Auto Update takes place during power-up and compares your Update SPI image Design Version against the Design Version programmed in the device. It performs Auto Update programming on your SPI update Image if:

- · The device has been programmed AND
- The Update SPI image Design Version is greater than the Design Version on the device

Auto Recovery enables the device to automatically reprogram itself if there is a power failure during programming.

- Enable Auto Update Click the check box to auto update the SPI update image at power up. Auto-update occurs only when the SPI update image Design Version is greater than the Design Version already on the device. When enabling Auto Update, Programming Recovery must also be enabled and this check box will be disabled.
- Enable Programming Recovery Click the check box to enable programming recovery in the event of a power failure during programming.
- SPI clock frequency Sets your SPI clock frequency. SPI is a full duplex, four-wire synchronous transfer
 protocol that supports programmable clock polarity (SPO) and clock phase (SPH). The state of SPO and
 SPH control bits decides the data transfer modes. For more information, see the SmartFusion2 Microcontroller
 Subsystem User's Guide or the IGLOO2 High Performance Memory Subsystem User's Guide.
 Select one of the following for the SPI Clock Frequency Values (MHz):
 - 1.00
 - 2.08
 - 3.13
 - 4.16
 - 5.00
 - 6.25

- 8.30

- 12.50
- SPI data transfer mode Sets your SPI data transfer mode for SPO and SPH. The SPO control bit determines the polarity of the clock and SPS defines the slave select behavior. SPS is hardcoded to b'1 and cannot be changed. The SPH control bit determines the clock edge that captures the data. For more information, see the SmartFusion2 Microcontroller Subsystem User's Guide or the IGLOO2 High Performance Memory Subsystem User's Guide.

Programming Recovery cannot be updated with _UEK1 or _UEK2 programming files. Only the master programming file can be used.

SPI file programming for Auto Programming, Auto Update (IAP), Programming Recovery, and IAP/ISP Services currently can only program security once with the master file. Update files cannot update the security settings. In addition, Programming Recovery, Silicon Signature, Firewall, and Tamper Macro can only be programmed with the master file and cannot be updated.

8.5 Configure Programming Options (RTG4 Only)

From the Design Flow window, double-click **Configure Programming options** or right-click and choose **Configure Options**.

Figure 8-12. Configure Programming Bitstream Settings - Configure Options

Design Flow 🖸 🖸 🖄 Top Module(root): top Active Synthesis Implementation: synthesis Tool V Synthesize Verify Post-Synthesized Design • Generate Simulation File Simulate Place and Route Verify Post Layout Implementation Generate Back Annotated Files Simulate C Verify Timing C Open SmartTime Q Verify Power IO Analyzer SSN Analyzer Program and Debug Design Generate FPGA Array Data Update uPROM Memory Content E Configure Hardware Programming Connectivity and Interface Configure Programmer Select Programmer Configure I/O States During JTAG Programming Configure Programming Options Program Design Ē-Generate Bitstream Run PROGRAM Action

The Configure Programming Options dialog box appears. This is where you configure programming options.

Libero SoC[®] v2021.1 Program Design

Design name: sd1		
Design version (number between 0 and 65535):	1	
Silicon signature (max length is 8 HEX chars): 0x	abc	
Programming Bitstream Settings		
Custom One-time prog	grammable (OTP)	
Enable System Controller Suspend mode	e	
Disable JTAG interface		
Disable SPI interface		
Disable Fabric Erase/Write/Verify		
Disable Probe Read/Write		
Disable Digest Check		
Selected settings:		
- Enable Probe Read/Write. - Enable Digest Check.		
	Reset to default	

Figure 8-13. Programming Bitstream Settings Dialog Box (with Custom selected)

Design version (number betwe	een () and 65535).	1
Silicon signature (max length	IS 8 HEX chars): UX	apc
Programming Bitstream Sett	tings	
Custom	One-time prog	rammable (OTP)
Enable System Contr	roller Suspend mode	
Disable JTAG interfa	се	
Disable SPI interface	2	
Disable Fabric Erase	/Write/Verify	
Disable Probe Read/	Write	
Disable Digest Check	¢	
Selected settings:		
After programming t or program the devi actions VERIFY and 1	e the device one-time the device you will NC ce. You will be able t VERIFY_DIGEST as w ug with probes and re	OT be able to erase o run programming vell as use
		Reset to default

Figure 8-14. Programming Bitstream Settings Dialog Box (with One-time programmable (OTP) selected)

Options

- Design Version Enter a number between 0 and 65535 for the design version.
- Silicon signature (Hex) Enter up to eight hexadecimal characters.

8.5.1 Bitstream Settings

One-time programmable (OTP) - Select this option to make the device one-time programmable. After programming the device, you will not be able to erase or reprogram the device. You will be able to run programming actions VERIFY and VERIFY_DIGEST, as well as use SmartDebug to debug with probes and read the digest of the Fabric.

Note: See Table 4 in the RTG4 FPGA datasheet for the maximum number of Verify Cycles per Program/Erase cycle after making the device one-time programmable.

Enable System Controller Suspend Mode – Check this box to enable System Controller Suspend Mode when TRSTB is low during device power up. You can exit System Controller Suspend Mode by driving TRSTB high during device power up. By default, this selection is not checked.

Note: By default, selecting this option disables the JTAG interface to ensure proper hardening during System Controller Suspend Mode.

Disable JTAG Interface – Check this box to disable the JTAG interface when TRSTB is low during device power up. You can enable the JTAG interface by driving TRSTB high during device power up. By default, this selection is not checked.

Disable SPI Interface – This box is grayed out; the SPI interface is not supported for RGT4.

Note: If JTAG interface is disabled, the following settings are disabled for selection.

Disable Fabric Erase/Write/Verify - Check this box to disable Fabric Erase/Write/Verify when TRSTB is low during device power up. You can enable Fabric Erase/Write/Verify by driving TRSTB high during device power up. By default, this selection is not checked.

Disable Probe Read/Write – Check this box to disable Probe Read/Write when TRSTB is low during device power up. You can enable Probe Read/Write by driving TRSTB high during device power up. By default, this selection is not checked.

Note: For this option to be available, you must reserve pins for Probe in the project settings of the Libero project (**Project > Project Settings > Device Settings**).

Disable Digest Check – Check this box to disable all Fabric reads, such as verify digest, read digest, or reading design or programming information in DEVICE_INFO when TRSTB is low during device power up. You can enable Digest Check by driving TRSTB high during device power up.

Reset to default - Click to reset the Settings to the default values.

Selected device options– This section provides a summary of the settings configured and informs the user about the expected behavior of the device with these options.

8.6 Configure Security

8.6.1 Configure Security Policy Manager

In the Design Flow window, double-click **Configure Security** to open the Security Policy Manager dialog box and customize the security settings in your design.

Use this dialog box to set your User Keys, Security Policies, and Microchip factory test mode access level.

Note: Microchip-enabled default bitstream encryption key modes are disabled after user security is programmed.

Figure 8-15. Security Policy Manager Dialog Box

curity key mode	Security policies
Bitstrean arcryption with default key	Update Polcy
Enable custom security options	DebugPoky
unaxe custom security options	Key Mode Policy
er keys and Security policies protection	Merosomi factory test mode access level
Write-protect using FlashLock/URK1	C Allow factory test mode access
	Protect factory test mode access using Rash.ock/UPK1
Permanently write protect	C Permanently protect factory test mode access
lser Key Set 1	
ashLod;U-K1 (64 HLX chars):	6
UEK1 (Laser Branyption Kzy 1) (61 HEK chars): 🗼 CK	an Que
Uper Key Set 2	
JPK2 (Last Peas Koy 2) (64 HEX Jams): Cx	<u>_</u>
JEK2 (Leer Brayption Kay 2) (64 HEX chara) Cx	arîlê
User PUF Encryption Key	
JEK3 (Loar Brayption Kay 3) (61 HEK chars) CK	antika
ected Security options:	
r keys and Security Policies protection	
Protect LEC1, UEC2, OFK and Scounty Policia using FlashLocy/UFK1. Protect modificator to UEC3 via bitstream using FlashLocy/UFK1. This does Disable factory enabled default stattment entry rotion key modes.	and prevent SRAM PUP System Service requests from affecting UEX3
comi factory tes: mode accese we Protect Nicosemi factory test mode access using FlashLock/UPKL	
the second se	

Figure 8-16. Security Policy Manager Dialog Box (for devices supporting UEK3)

ecurity key mode		Security policies	
Bitstream encryption with default key		Update Policy	Use
		L Use	
Enable custom security options		Key Mode Policy	□ Use
ser keys and Security policies protection		Microsemi factory test mode access level	
Write-protect using PlashLock/UPK1		C Allow factory test mode access	
		Protect factory test mode access using FlashLock/UPK1	
Permanently write-protect		C Permanently protect factory test mode access	
User Key Set 1			
FlashLock/UPK1 (64 HEX chars):	0x EEB130DC4670773CA0B2D08A6D11	FDEB2AADSOE1FC01CA04D424304A20DA4DA03	Bo
UEK1 (User Encryption Key 1) (64 HEX chars):	0x 000D27A6F7E8D6F027085BE61028	851D79C205DCA001A63ACF606D37DAB52E7BB	
User Key Set 2			
UPK2 (User Pass Key 2) (64 HEX chars):	0x 2AD4C52005BF96980BFC9BC9F678	B6F15684D4C9A57830BB3A61D771D41BB6AAF	Bo
UEK2 (User Encryption Key 2) (64 HEX chars):	0x 9A0A05F691F3F30CA23E72E1AC20	F256C86C698340D2CFDBD8F7BF37441A6X66B	
User PUF Encryption Key			
UEK3 (User Encryption Key 3) (64 HEX chars):	Ox 6BA28361E3E5CF220542FBF90283	10344DAB5CE15ADE27550F8F0E258966A51FF	anger
lected Security options: er keys and Security Policies protection Protect UBCI, UBC3, DPK and Secu Protect UBC3, UBC3 via bit Disable factory very enabled default bits Disable factory very enabled Protect Microsem factory test mod	tstream using FlashLock/UPK1. This does not prev stream encryption key modes.	ent SRAM PUF System Service requests from affecting UBC3.	

Security Key Mode

• **Bitstream encryption with default key**- Encrypt bitstream files with Microchip default key (pre-placed key in silicon). When this option is selected, user keys, security and Microchip factory test mode access level configurations are disabled.

• Enable custom security options- Enables you to set User Keys, Security Policies and Microchip factory test mode access level (see below for a description).

User keys and Security policies protection

Write-protect using FlashLock/UPK1 - Protect UEK1 (User Encryption Key 1), UEK2 (User Encryption Key 2), DPK (Debug Pass Key) and Security Policies using FlashLock/ UPK1. Protect modification to UEK3 via bitstream using FlashLock/UPK1. Note that even after programming Security settings, SRAM-PUF System services can still modify UEK3.

Note: UEK2 (User Encryption Key2) is protected by UPK2 (User Pass Key 2). UEK3 is only available for M2S060, M2GL060, M2S090, M2GL090, M2S150 and M2GL150 devices. See the SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide for more details.

• **Permanently write-protect** - Permanently protect UEK1 (User Encryption Key 1), UPK2 (User Pass Key 2), UEK2 (User Encryption Key 2), DPK (Debug Pass Key), Security Policies, and Microchip factory test mode access level. Permanently protect modification to UEK3 via bitstream. Note that even after programming Security settings, SRAM-PUF System services can still modify UEK3 This setting, once programmed will not be modified in the device. Microchip enabled default bitstream encryption key modes are permanently disabled as well.

Note: When this option is selected, you cannot specify the FlashLock/UPK 1 and UPK2 (User Pass Key 2) value, since the value cannot be used to unlock the corresponding protected features. UEK3 is only available for M2S060, M2GL060, M2S090, M2GL090, M2S150 and M2GL150 devices. See the SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide for more details.

Microchip Factory Test Mode Access Level

- Allow factory test mode access Allows access to Microchip factory test mode.
- Protect factory test mode access using FlashLock/UPK1 Protects access to Microchip factory test mode using Flashlock/ UPK1.
- Permanently protect factory test mode access Permanently locks access to Microchip factory test mode.

Note: When this option is selected, User Key Set 2 is permanently write-protected. Once programmed, User Key Set 2 cannot be changed in the device. You can specify UEK2 (User Encryption Key 2). However, you cannot specify UPK2 (User Pass Key 2), since the value cannot be used to unlock User Key Set 2.

Security Policies

Update Policy - Sets your Fabric, eNVM and Back Level protections. It also allows you to disable access to certain programming interfaces. See the Update Policy topic for more information.
 Note: If Update Policy is enabled and Fabric update is protected by UPK1:

Fabric update is disabled for Auto Programming, IAP/ISP services, Programming Recovery and Auto update. FlashLock/UPK1 unlocking is only available for JTAG and SPI slave programming. See the following example.

abric update protection: 🤼			
Use FlashLock/UPK1 to unlock Erase/Write/Verify ope	rations		•
eNVM update protection:			
Updates allowed using UEK1 or UEK2 or UEK3; FlashL	ock/UPK1 is not required for	pdates	_
Back Level protection			
🚯 Design version (number between 0 and 65535):	0		
Back Level version (number between 0 and 65535):	<u> </u>		
F Back Level Bypass			
Disable access to the following programming interfaces:			
Auto Programming			
AP/ISP Services			
TAG (use FlashLock/UPK1 to unlock)			
「 SPI Slave (use FlashLock/UPK1 to unlock)			
Disable programming update of Fabric (use FlashLock/UPK1 Allow programming update of eNVM using encryption keys; Disable access to the following programming interfaces: - Auto Programming - IAP/ISP Services			
Fabric update is disabled for Auto Programming, IAP/ISP Se FlashLock/UPK1 unlocking is only available for JTAG and SPI		ry and Auto Update.	

Figure 8-17. Update Policy Dialog Box Denoting Fabric Update Protection by Flashlock/UPK1

Figure 8-18. Security Policy Manager with Update Policy Description for Fabric Update Protection by	
Flashlock/UPK1	

Security key mode		Security policies	
C Bitstream encryption with default key		Update Policy	Use 🔽
Enable custom security options		Debug Policy	Use Use
		Key Mode Policy	Use
User keys and Security policies protection		Microsemi factory test mode access level	
Write-protect using FlashLock/UPK1		G Allow factory test mode access	
C Permanently write-protect		Protect factory test mode access using FlashLock/UPK1 Permanently protect factory test mode access	
-User Key Set 1			
FlashLock/UPK1 (64 HEX chars):	Ox SPD06106F1F40E	CR8102ADE30BC006FADD00AC9185FCA68D5D6CF2071FA2E7CD	⊜ ₀
UEK1 (User Encryption Key 1) (64 HEX chars):	Dx 095FF0DE276DBD	77D2D4EE418EB4CC66870E6EFEA74682AD6D08115DE33A31F14	
User Key Set 2			
UPKZ (User Pass Key Z) (64 HEX chars):	0x		6
UEK2 (User Encryption Key 2) (54 HEX chars):	0x		- militar
User PUF Encryption Key			
UBK3 (User Encryption Key 3) (64 HEX chars):	0x		- militar
lodate Policy			-
Disable programming update of Fab Allow programming update of eN/M Disable access to the following prog - Auto Programmin - 1AP/ISP Services	using encryption keys; Flash ranning interfaces: g	Nock Eraan (Write, Nerffy). Lock/UPK1 is not required.	
Fabric update is disabled for Auto P FlashLock/UPKL unlocking is only av	rogramming, IAP/ISP Service: allable for JTAG and SPI Slavi	s, Programming Recovery and Auto Update. e programming.	
			-

- **Debug Policy** Enables and sets your Debug Pass Key and debug options. See the Debug Policy topic for more information.
- Key Mode Policy Configures the key mode to enable or disable. See the Key Mode Policy topic for more information.

Configuring User Keys

- User Key Set 1 is required. User Key Set 1 includes FlashLock/UPK1 (User Pass Key 1) and UEK1 (User Encryption Key 1).
- User Key Set 2 is optional. User Key Set 2 includes UPK2 (User Pass Key 2) and UEK2 (User Encryption Key 2). Note that User Pass Key 2 (UPK2) protects only User Encryption Key 2 (UEK2).
- User PUF Encryption Key is optional. User PUF Encryption Key includes UEK3 (User Encryption Key 3).

Note: UEK3 is only available for M2S060, M2GL060, M2S090, M2GL090, M2S150 and M2GL150 devices. See the SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide for more details.

8.6.2 Update Policy

This dialog box enables you to specify components that can be updated in the field, and their field-update protection parameters.

Choose your protection options from the drop-down menus; click the appropriate check box to set your programming protection preferences.

Fabric Update Protection

• Use FlashLock/UPK1 to unlock Erase/Write/Verify operations- Select this option to require UPK1 to erase, write, or verify the Fabric.

Note: Fabric update is disabled for Auto Programming, IAP/ISP services, Programming Recovery, and Auto update. FlashLock/UPK1 unlocking is only available for JTAG and SPI slave.

• Updates allowed using UEK1 or UEK2 or UEK3; FlashLock/UPK1 is not required for updates - Encrypted update is allowed with either UEK1 or UEK2 (if enabled).

Note: UEK3 is only available for M2S060, M2GL060, M2S090, M2GL090, M2S150 and M2GL150 devices. See the <u>SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide</u> for more details.

eNVM Update Protection

 Use FlashLock/UPK1 to unlock Write/Verify/Read operations- Select this option to require UPK1 to write, verify or read to the eNVM.

Note: eNVM update is disabled for Auto Programming, IAP/ISP Services, Programming Recovery, and Auto Update. FlashLock/UPK1 unlocking is only available for JTAG and SPI Slave programming.

• Updates allowed using UEK1 or UEK2 or UEK3; Flashlock/UPK1 is not required for updates - Encrypted update is allowed with either UEK1 or UEK2 (if enabled) or UEK3 (if enabled).

Note: UEK3 is only available for M2S060, M2GL060, M2S090, M2GL090, M2S150 and M2GL150 devices.

Back Level protection - When enabled, a design being loaded must be of a version higher than the Back Level version value in the programmed device.

- **Back Level Protection-** Limits the design versions that the device can update. Only programming bitstreams with Designer Version greater than the Back Level version are allowed for programming.
- **Design version** Displays the current Design version (set in the <u>Configure Programming Options</u>). Back level uses the Design version value to determine which bitstreams are allowed for programming.
- Back Level Bypass If selected, design is programmed irrespective of Back Level version.

Note: Back Level Bypass should be set if you allow programming recover with recovery image lower than the Back Level version selected. Alternatively, you should update the design version of the recovery image so that it is always greater than the Back Level version.

Disable Access to the Following Programming Interfaces

These settings protect the following programming interfaces:

- Auto Programming
- IAP/ISP services
- JTAG (use FlashLock to/UPK1 to unlock)
- SPI Slave (use FlashLock/UPK1 to unlock)

For more technical information on the Protect Programming Interface with Pass Key option see the <u>SmartFusion2</u> <u>Programming User's Guide</u>.

Note: When the Permanently write-protect option is selected for User keys and Security policies protection in SPM, the dialog box informs you of features that are no longer reprogrammable. In this case, if Use FlashLock/UPK1 to unlock option is selected for Fabric/eNVM update protection then Fabric/eNVM will be One Time Programmable.

	Use FlashLock/UPK1 to unlock Erase/Write/Verify operations
AN	/M update protection:
	Use FlashLock/UPK1 to unlock Write/Verify/Read operations
	Back Level protection
0	Design version (number between 0 and 65535):
	Back Level version (number between 0 and 65535):
	Back Level Bypass
Disa	able access to the following programming interfaces:
0	Auto Programming
8	IAP/ISP Services
	JTAG (use FlashLock/UPK1 to unlock)
	SPI Slave (use FlashLock/UPK1 to unlock)
	able programming update of the following features: - Fabric (use FlashLock/UPK1 to unlock Erase/Write/Verify) - eNVM (use FlashLock/UPK1 to unlock Write/Verify/Read) able access to the following programming interfaces: - Auto Programming - IAP/ISP Services
	pric update is disabled for Auto Programming, IAP/ISP Services, Programming Recovery and to Update. FlashLock/UPK1 unlocking is only available for JTAG and SPI Slave programming.

Figure 8-19. Update Policy Dialog Box

8.6.3 Debug Security Policy

Debug access to the embedded systems can be controlled via the customer Debug Policy.

Protect Embedded Debug with DPK (Debug Pass Key)

Restrict UJTAG access - Restricts access to UJTAG; DPK is required for access.

Restrict Cortex M3 debug (SmartFusion2 Only) - Restricts Cortex M3 debug/SoftConsole use; DPK is required for debug.

SmartDebug Access Control

Access control available during debug mode.

Full Access (No restrictions to SmartDebug architecture; DPK is not required)- Enables full debug access to eNVM, uSRAM, LSRAM, eSRAM0/1, DDRAM and Fabric probing.

No debug (Restrict read/write access to SmartDebug architecture; DPK is required for read/write access) -Blocks all debug access to eNVM, uSRAM, LSRAM, eSRAM0/1, DDRAM and Fabric probing.

DPK (Debug Pass Key) (length is 64 HEX characters)

© 2021 Microchip Technology Inc.

Specify a Debug Pass Key to unlock features protected by DPK.

Restrict external Fabric/eNVM design digest check request via JTAG and SPI. Use FlashLock/UPK1 to allow digest check. - Protects design digest check request with FlashLock/UPK1.

Figure 8-20. Debug Security Policy Dialog Box

Protect Embedded Debug with DPK (Debug Pass Key) Disable UJTAG access Disable Cortex M3/SoftConsole debug SmartDebug access control: Full access (no restrictions to SmartDebug architecture; DPK is not required) DPK (Debug Pass Key) (64 HEX chars) Ox	Debug Security Policy	State of Lot of	×
Disable Cortex M3/SoftConsole debug SmartDebug access control: Full access (no restrictions to SmartDebug architecture; DPK is not required) DPK (Debug Pass Key) (64 HEX chars)	Protect Embedded Debug with DPK (Debug Pass Key)		
SmartDebug access control: Full access (no restrictions to SmartDebug architecture; DPK is not required) DPK (Debug Pass Key) (64 HEX chars)	Disable UJTAG access		
Full access (no restrictions to SmartDebug architecture; DPK is not required) V DPK (Debug Pass Key) (64 HEX chars)	Disable Cortex M3/SoftConsole debug		
DPK (Debug Pass Key) (64 HEX chars)	SmartDebug access control:		
	Full access (no restrictions to SmartDebug architecture; DPK is not required)		
0x [DPK (Debug Pass Key) (64 HEX chars)		
	0x		ß
Restrict external Fabric/eNVM design digest check request via JTAG and SPI. Use FlashLock/UPK1 to allow the digest check.			
Disable debug access through JTAG (1149.1). Use FlashLock/UPK1 to allow access.	Disable debug access through JTAG (1149.1). Use FlashLock/UPK1 to allow access.		
Help OK Cancel	Help	ОК	Cancel

Disable debug access through JTAG (1149.1). Use FlashLock/UPK1 to allow access. - Disables JTAG (1149.1) test instructions. The following JTAG test instructions will be disabled: HIGHZ, EXTEST, INTEST, CLAMP, SAMPLE, and PRELOAD. I/Os will be tri-stated when in JTAG programming mode and BSR control during programming is disabled. BYPASS, IDCODE, and USERCODE instructions will remain functional.

8.6.4 Key Mode Policy

Protect user encryption key modes with FlashLock/UPK1. If a key mode is disabled, then FlashLock/UPK1 is required to program with that key mode.

The following key modes can be disabled:

- UEK1 (User Encryption Key 1)
- UEK2 (User Encryption Key 2)
- UEK3 (User Encryption Key 3)

Note: UEK3 is only available for M2S060, M2GL060, M2S090, M2GL090, M2S150 and M2GL150 devices. See the SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide for more details.

If all key modes are disabled, device update is impossible and a warning message is displayed.

Note: If a key mode is disabled, the corresponding bitstream file will be disabled.

Figure 8-21. Programming Key Mode Policy Dialog Box

Programming Key M	ode Policy	23
Disable Key Mode:		
UEK1 (User I	Encryption Key 1)	
UEK2 (User I	Encryption Key 2)	
Help	ОК	Cancel
нер	OK	Cancel

Figure 8-22. Programming Key Mode Policy Dialog Box (for devices supporting UEK3)

Programming Key Mode Policy	X
Disable Key Mode:	
UEK1 (User Encryption Key 1)	
UEK2 (User Encryption Key 2)	
UEK3 (User Encryption Key 3)	
Help ОК	Cancel

8.6.5 Security Features Frequently Asked Questions

The following Frequently Asked Questions address the most common queries related to managing and programming SmartFusion2 and IGLOO2 Security Features.

- I have configured the Configure Security Policy Manager and enabled security in my design, but I do not want to program my design with the Security Policy Manager features enabled. What do I do? Go to <u>Configure Bitstream</u> and uncheck Security.
- What is programmed when I click <u>Program Device</u>? All features configured in your design and enabled in the <u>Configure Bitstream tool</u>. Any features you have configured (such as eNVM or Security) are enabled for programming by default.
- When I click Program Device, is the programming file encrypted? All programming files are encrypted. To generate programming files encrypted with UEK1 or UEK2 you must generate them from <u>Export Bitstream</u> for field updates.

Note: Once security is programmed, you must erase the security before attempting to reprogram the security.

• How do I generate encrypted programming files with User Encryption Key 1/2/3?

- Configure the Security Policy Manager and specify User Key Set 1, User Key Set 2, and User PUF Encryption Key. Ensure the Security programming feature is enabled as described in Configure Bitstream. It is enabled by default after you configure the Security Policy Manager.
- Export Bitstream from Handoff Design for Production <filename>_uek1.(stp/svf/spi/dat),
 <filename>_uek2.(stp/svf/spi/dat), and <filename>_uek3.(stp/svf/spi/dat) files are encrypted with UEK1,
 UEK2, and UEK3, respectively. See Security Programming File Descriptions below for more information on programming files.

Note: UEK3 is available only for M2S060S, M2GL060S, M2S090S, M2GL090S, M2S150S, and M2GL150S devices. See the <u>SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide</u> for more details.

• What are Security Programming Files? See the <u>Security Programming Files topic</u> for more information.

8.6.6 Security Programming Files

Export Bitstream (expand Handoff Design for Production in the Design Flow window) creates the following files:

<filename>_master.(stp/svf/spi/dat) - Created when Enable custom security options is specified in the Configure
Security Policy Manager. This is the master programming file; it includes all programming features enabled, User Key
Set 1, User Key Set 2 (optionally if specified), and your security policy settings.

<filename>_security_only_master.(stp /svf/spi/dat) – Created when Enable custom security options is specified in the "Configure Security Policy Manager" on page 145. Master security programming file; includes User Key Set 1, User Key Set 2 (optionally if specified), and your security policy settings.

<filename>_uek1.(stp/svf/spi/dat) – Programming file encrypted with User Encryption Key 1 used for field updates; includes all your features for programming except security.

<filename>_uek2.(stp/svf/spi/dat) – Programming file encrypted with User Encryption Key 2 used for field updates; includes all your features for programming except security.

<filename>_uek3.(stp/svf/spi/dat) – Programming file encrypted with User Encryption Key 3 used for field updates; includes all your features for programming except security.

Note: UEK3 is available only for M2S060S, M2GL060S, M2S090S, M2GL090S, M2S150S, and M2GL150S devices. For more details, see the <u>SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide</u>.

8.7 Configure Bitstream

Right-click **Generate Bitstream** in the Design Flow window and choose **Configure Options** to open the Configure Bitstream dialog box.

The Configure Bitstream dialog box enables you to select which components you wish to program. Only features that have been added to your design are available for programming. For example, you cannot select eNVM for programming if you do not have eNVM in your design.

Figure 8-23. Configure Bitstream Dialog Box - SmartFusion2 and IGLOO2

Configure Bitstream	×
Program	ок
Fabric	Cancel Help
Sanitize all eNVM pages in ERASE action	

Note: The Custom security and eNVM components are not available for RTG4 devices.

Sanitize all eNVM pages in ERASE action - eNVM option will be available only if eNVM clients are present and are being programmed.

8.8 Generate Bitstream

Generates the bitstream for use with the Run PROGRAM Action tool.


The tool incorporates the Fabric design, eNVM configuration (if configured) and custom security settings (if configured) to generate the bitstream file. You need to <u>configure the bitstream</u> before you generate the bitstream. Otherwise, default settings with all available features included will be used. Right-click **Generate Bitstream** and choose **Configure Options** to open the Configure Bitstream dialog box to select which components you wish to program. Only features that have been added to your design are available for programming. For example, you cannot select eNVM for programming if you do not have an eNVM in your design.

Modifications to the Fabric design, eNVM configuration, or security settings will invalidate this tool and require regeneration of the bitstream file.

The Fabric programming data will only be regenerated if you make changes to the Fabric design, such as in the Create Design, Create Constraints and Implement Design sections of the Design Flow window.

When the process is complete a green check appears next to the operation in the Design Flow window (as shown in the figure below) and information messages appear in the Log window.

Figure 8-24. Generate Bitstream (Complete)



8.8.1 See also

Configure Bitstream Dialog Box

8.9 Run Programming Device Actions - SmartFusion2, IGLOO2, RTG4

Libero SoC enables you to program security settings, FPGA Array, and eNVM features.

You can program these features separately using different programming files or you can combine them into one programming file.

If you have a device programmer connected, you can double-click **Run PROGRAM Action** to execute your programming in batch mode with default settings.

If your programmer is not connected, or if your default settings are invalid, the Reports view lists the error(s). To select a programming action to run:

1. Right-click Run PROGRAM Action and choose Select Action. The Select Action dialog box opens.

Actio VER	IFY_DIGEST
Proc	edures:
V V V	VERIFY_IDCODE DO_READ_CERTIFICATE PROC_ENABLE DO_VERIFY_DIGEST DO_EXIT
0	Available actions and procedures depend on the selected bitstream components in the Generate Bitstream tool. To configure actions and procedures for the Libero design device, double-click the Configure Actions and Procedures tool.

2. Select a programming action from the drop-down list and click OK.

To configure programming actions, use the Configure Actions and Procedures tool.

Note: For RTG4, if you have selected the One-time programmable (OTP) option in Configure Programming Options and the PROGRAM action is selected, you will see the following message:

Figure 8-26. Warning Message

W I	ning
	You selected to make the device one-time programmable. After programming the device you will NOT be able to erase or program the device. You will be able to run programming actions VERIFY and VERIFY_DIGEST as well as use SmartDebug to debug with probes and read the digest of the Fabric. Refer to RTG4 FPGA Datasheet Table 4 for maximum number of Verify Cycles per Program/Erase cycle after making the device one-time programmable.
-	You may change the one-time programmable setting in the Configure Programming Options tool. Do you want to continue with running programming?

Click **Yes** to continue or **No** to cancel.

8.9.1 Exit Codes (SmartFusion2 and IGLOO2)

Table 8-4. Exit Codes for SmartFusion2 and IGLOO2

Error Code	Exit Code	Exit Message	Possible Cause	Possible Solution
	0	Passed (no error)	-	-

conti	continued					
Error Code	Exit Code	Exit Message	Possible Cause	Possible Solution		
0x8002	5	Failure to configure device programming at 1.2/1.0 VCC voltage	Unstable voltage level. Signal integrity issues on JTAG pins.	Monitor related power supplies that cause the issue during programming, and check for transients outside of Microchip specifications. See your device datasheet for more information on transient specifications. Monitor JTAG supply pins during programming, and measure JTAG signals for noise or reflection.		
0x8032	5	Device is busy	Unstable VDDIx voltage level.	Monitor related power supplies that cause the issue during programming, and check for transients outside of Microchip specifications. See your device datasheet for more information on transient specifications.		
0x8003	5	Failed to enter programming mode	Unstable voltage level. Signal integrity issues on JTAG pins.	Monitor related power supplies that cause the issue during programming, and		
			DEVRST_N is tied to LOW.	check for transients outside of Microchip specifications. See your device datasheet for more information on transient specifications.		
				Monitor JTAG supply pins during programming, and measure JTAG signals for noise or reflection.		
				Tie DEVRST_N to HIGH prior to programming the device.		
0x8004	6	Failed to verify IDCODE	Incorrect programming file. Incorrect device in chain.	Choose the correct programming file and select the correct device in the chain.		
			Signal integrity issues on JTAG pins.	Measure JTAG pins and noise for reflection. If TRST is left floating , then add pull-up to pin.		
				Reduce the length of the Ground connection.		
0x8005 0x8006 8x804A	10	Failed to program eNVM	Unstable voltage level. Signal integrity issues on JTAG pins.	Monitor related power supplies that cause the issue during programming, and check for transients outside of Microchip specifications. See your device datasheet for more information on transient specifications.		
				Monitor JTAG supply pins during programming, and measure JTAG signals for noise or reflection.		

conti	nued			
Error Code	Exit Code	Exit Message	Possible Cause	Possible Solution
0x8027 0x8028	10	Authentication Error Bitstream and device	Libero device selection does not match the target	Generate a programming file with the correct device selection for the target
0x0020		mismatch	device.	device.
0x8007 0x804C	11	Failed to verify FPGA Array Failed to verify Fabric Configuration Failed to verify Security	Device is programmed with a different design or the component is blank. Unstable voltage level. Signal integrity issues on JTAG pins.	Verify the device is programmed with the correct data/design. Monitor related power supplies that cause the issue during programming, and check for transients outside of Microchip specifications. See your device datasheet for more information on transient specifications.
				Monitor JTAG supply pins during programming, and measure JTAG signals for noise or reflection.
0x8008 0x8009	11	Failed to verify eNVM	Device is programmed with a different design.	Verify the device is programmed with the correct data/design.
0x8049			Unstable voltage level.	Monitor related power supplies that
0,0049	8049		Signal integrity issues on JTAG pins.	cause the issue during programming, and check for transients outside of Microchip specifications. See your device datasheet for more information on transient specifications. Monitor JTAG supply pins during programming, and measure JTAG
				signals for noise or reflection.
0x8013	-18	Digest request from SPI/JTAG is protected by User Pass Key 1	Digest request from SPI/ JTAG is protected by user pass key 1. Lock bit has been configured in the Debug Policy within SPM (Security Policy Manager).	Provide a programming file with a pass key that matches pass key programmed into the device.
0x8014	-19	Failed to verify digest	>Unstable voltage level. Signal integrity issues on JTAG pins.	Monitor related power supplies that cause the issue during programming, and check for transients outside of Microchip specifications. See your device datasheet for more information on transient specifications. Monitor JTAG supply pins during programming, and measure JTAG signals for noise or reflection.

continued					
Error Code	Exit Code	Exit Message	Possible Cause	Possible Solution	
0x8015	-20	FPGA Fabric digest verification: FAIL	Programming bitstream components do not match components programmed.	Use the same programming file that was used to program the device.	
			FPGA Fabric is either erased or the data has been corrupted or tampered with.		
0x8016	-20	eNVM_0 digest verification: FAIL	Programming bitstream components do not match components programmed. eNVM_0 data has been corrupted or tampered with.	Use the same programming file that was used to program the device.	
0x8017	-20	eNVM_1 digest	Programming bitstream	Use the same programming file that	
0,0017	-20	verification: FAIL	components do not match components programmed.	was used to program the device.	
			eNVM_1 data has been corrupted or tampered with.		
0x8018	-20	User security policies segment digest verification: FAIL	Programming bitstream components do not match components programmed.	Use the same programming file that was used to program the device.	
			User security policy segment data has been corrupted or tampered with.		
0x8019	-20	User key set 1 segment digest verification: FAIL	Programming bitstream components do not match components programmed.	Use the same programming file that was used to program the device.	
			User key set 1 segment data has been corrupted or tampered with.		
0x801A	-20	User key set 2 segment digest verification: FAIL	Programming bitstream components do not match components programmed.	Use the same programming file that was used to program the device.	
			User key set 2 segment data has been corrupted or tampered with.		
0x801B	-20	Factory row and factory key segment digest verification:	Programming bitstream components do not match components programmed.	Use the same programming file that was used to program the device.	
		FAIL	Factory row and factory key segment data has been corrupted or tampered with.		

conti	continued					
Error Code	Exit Code	Exit Message	Possible Cause	Possible Solution		
0x801C	-20	Fabric configuration segment digest verification: FAIL	Programming bitstream components do not match components programmed.	Use the same programming file that was used to program the device.		
			Fabric configuration segment data has been corrupted or tampered with.			
0x801D 0x801E	-21	Device security prevented operation	The device is protected with user pass key 1 and	Run DEVICE_INFO to view security features that are protected.		
0x804B			the bitstream file does not contain user pass key 1.	Provide a bitstream file with a user pass key 1 that matches the user		
			User pass key 1 in the bitstream file does not match the device.	pass key 1 programmed into the device.		
0x801F	-22	Authentication Error	eNVM has been locked by a master in your design.	Release the lock on the eNVM after your master has completed		
0x8020 0x8040		Bitstream or data is corrupted or noisy	Running VERIFY action on a blank device.	its access operations. Write 0x00 to "REQACCESS" register in		
			Bitstream file has been 0 corrupted	eNVM Control Registers (address 0x600801FC) to release the access.		
			Bitstream was incorrectly generated.	Program the device prior to running VERIFY action		
			generateu.	Regenerate bitstream file.		
0x8021 0x8022	-23	Invalid/Corru	Authentication Error Invalid/Corrupted encryption key	File contains an encrypted key that does not match the device.	Provide a programming file with an encryption key that matches that on the device.	
			Attempting to erase a device with no security using master security file.	Run DEVICE_INFO action to verify that the device has no security. If the device does not have security, you		
			File contains user	cannot erase it.		
			encryption key, but device has not been programmed with the user encryption key.	First program security with master programming file, then program with user encryption 1/2 field update programming files.		
			Device has user encryption key 1/2 enforced and you are attempting to reprogram security settings.	You must first ERASE security with the master security file, then you can reprogram new security settings.		

continued					
Error Code	Exit Code	Exit Message	Possible Cause	Possible Solution	
0x8041	-23	Authentication Error Invalid/Corrupted encryption key	File contains an encrypted key that does not match the device.	Provide a programming file with an encryption key that matches that on the device.	
			File contains user encryption key, but device has not been programmed with the user encryption	Run DEVICE_INFO action to verify that the device has no security. If the device does not have security, you cannot erase it.	
			key. Attempting to erase a device with no security using master security file.	First program security with master programming file, then program with user encryption 1/2 field update programming files.	
			Device has user encryption key 1/2 enforced and you are attempting to reprogram security settings.	You must first ERASE security with the master security file, then you can reprogram new security settings.	
0x8023 0x8024 0x8042	-24	Authentication Error Back level not satisfied	Design version is not higher than the back-level programmed device.	Generate a programming file with a design version higher than the back-level version.	
0x8001	-24	Failure to read DSN	Device is in System Controller Suspend Mode. Check board connections.	TRSTB should be driven High or disable "System Controller Suspend Mode".	
0x8025 0x8026 0x8043	-25	Authentication Error DSN binding mismatch	DSN specified in programming file does not match the device being programmed.	Use the correct programming file with a DSN that matches the DSN of the target device being programmed.	
0x8044	-26	Authentication Error Insufficient device capabilities	Device does not support the capabilities specified in programming file.	Generate a programming file with the correct capabilities for the target device.	
0x8027 0x8028	-26	Authentication Error Bitstream and device mismatch	Libero device selection does not match the target device.	Generate a programming file with the correct device selection for the target device.	
0x8029 0x802A	-27	Authentication Error Incorrect DEVICEID	Incorrect programming file. Incorrect device in chain.	Choose the correct programming file and select the correct device in chain. Measure JTAG pins and noise or	
0x8045			Signal integrity issues on JTAG pins.	reflection. If TRST is left floating, then add pull-up to pin. Reduce the length of ground connection.	
0x802B 0x802C	-28	Authentication Error Programming file is out of date, please regenerate	Programming file version is out of date.	Generate programming file with latest version of Libero SoC.	

continued					
Error Code	Exit Code	Exit Message	Possible Cause	Possible Solution	
0x8046	-28	>Authentication Error Unsupported bitstream protocol version	Old programming file.	Generate programming file with latest version of Libero SoC.	
0x802F	-30	JTAG interface is protected by UPK1	Invalid or no UPK1 is provided.	Provide the correct UPK1 to unlock device.	
0x8030 0x8031 0x8048	-31	Authentication Error Invalid or inaccessible Device Certificate	Either certificate is corrupted or the user hasn't provided the application code in the eNVM or provided invalid application code. FAB_RESET_N is tied to ground.	User can program a valid application code. This can be done with SoftConsole. FAB_RESET_N should be tied to HIGH.	
0x8032 0x8033 0x8034 0x8035 0x8036 0x8037 0x8038 0x8039	-32	Instruction timed out	Unstable voltage level. Signal integrity issues on JTAG pins.	Monitor related power supplies that cause the issue during programming, and check for transients outside of Microchip specifications. See your device datasheet for more information on transient specifications. Monitor JTAG supply pins during programming, and measure JTAG signals for noise or reflection.	
0x8010	-35	Failed to unlock User Pass Key 1	Pass key in file does not match device.	Provide a programming file with a pass key that matches pass key programmed into the device.	
			Plaintext pass key match is disabled. This occurs if HSM was used to program the device.	Match pass key using HSM.	
0x8011	-35	Failed to unlock User Pass Key 2	Pass key in file does not match device. Plaintext pass key match is disabled. This occurs if HSM was used to program the device.	Provide a programming file with a pass key that matches pass key programmed into the device. Match pass key using HSM.	
0x8012	-35	Failed to unlock debug pass key	Pass key in file does not match device. Plaintext pass key match is disabled. This occurs if HSM was used to program the device.	Provide a programming file with a pass key that matches pass key programmed into the device. Match pass key using HSM.	

Libero SoC[®] v2021.1

Program Design

conti	continued					
Error Code	Exit Code	Exit Message	Possible Cause	Possible Solution		
0x804D	-36	<hsm error<br="" related="">message based on scenario></hsm>	HSM communication error. HSM call returns error.	Check if HSM the communication path to HSM is up. Make sure the project is loaded properly and that HSM tickets have not been cleaned.		
0x804E	-37	Device already has Security programmed. Please erase the device using master file before reprogramming Security Settings.	HSM flow does not support reprogramming device directly if Security has already been programmed.	Erase security and try programming the device.		

8.9.2 Exit Codes (RTG4)

Table 8-5. Exit Codes (RTG4)

Error Code	Exit Message	Possible Cause	Possible Solution
	Passed (no error)	_	_
0x8001	Failure to read DSN	Device is in System Controller Suspend Mode.	TRSTB should be driven High on device power up.
		Check board connections.	Disable System Controller Suspend Mode in the Programming Bitstream Settings tool in Libero and reprogram the device.
0x8002	Device is busy	Unstable VDDIx voltage level.	Monitor related power supplies that cause the issue during programming, and check for transients outside of Microchip specifications. See your device datasheet for more information on transient specifications.
0x8003	Failed to enter programming mode	Unstable voltage level. Signal integrity issues on JTAG pins. DEVRST_N is tied to LOW.	Monitor related power supplies that cause the issue during programming, and check for transients outside of Microchip specifications. See your device datasheet for more information on transient specifications.
			Monitor JTAG supply pins during programming, and measure JTAG signals for noise or reflection.
			Tie DEVRST_N to HIGH prior to programming the device.
0x8004	Failed to verify IDCODE	Incorrect programming file Incorrect device in chain.	Choose the correct programming file and select the correct device in the chain.
		Signal integrity issues on JTAG pins.	Measure JTAG pins and noise for reflection. If TRST is left floating, then add pull-up to pin.
			Reduce the length of the Ground connection.

continued	continued						
Error Code	Exit Message	Possible Cause	Possible Solution				
0x8005	Failed to verify IDCODE RT4G150_ES STAPL file is not compatible with RT4G150 production devices. You must use a STAPL file for RT4G150 device.	Programming file is for RT4G150_ES and device is RT4G150. Incorrect programming file Incorrect device in chain. Signal integrity issues on JTAG pins.	Generate a programming file for RT4G150 device Choose the correct programming file and select the correct device in the chain. Measure JTAG pins and noise for reflection. If TRST is left floating, then add pull-up to pin. Reduce the length of the Ground connection.				
0x8006	Failed to verify IDCODE RT4G150 STAPL file is not compatible with RT4G150_ES devices. You must use a STAPL file for RT4G150_ES device.	Programming file is for RT4G150 and device is RT4G150_ES. Incorrect programming file Incorrect device in chain. Signal integrity issues on JTAG pins.	Generate a programming file for RT4G150_ES device Choose the correct programming file and select the correct device in the chain. Measure JTAG pins and noise for reflection. If TRST is left floating, then add pull-up to pin. Reduce the length of the Ground connection.				
0x8007	Failed to verify FPGA Array	Device is programmed with a different design or the component is blank. Unstable voltage level. Signal integrity issues on JTAG pins.	Verify the device is programmed with the correct data/design. Monitor related power supplies that cause the issue during programming, and check for transients outside of Microchip specifications. See your device datasheet for more information on transient specifications. Monitor JTAG supply pins during programming, and measure JTAG signals for noise or reflection.				
0x8008	Device is blank	1 0 , 0	Program the device prior to running action VERIFY_DIGEST.				
0x8009	FPGA array digest check is disabled	Digest check has been disabled by "Programming Bitstream Settings" tool within Libero.	Drive TRSTB high during device power up. Enable digest check in the Programming Bitstream Settings" tool in Libero and reprogram the device.				

continued	1		
Error Code	Exit Message	Possible Cause	Possible Solution
0x800A	Failed to verify digest: Instruction timed out	Unstable voltage level. Signal integrity issues on JTAG pins.	Try running VERIFY_DIGEST action again. Monitor related power supplies that cause the issue during programming, and check for transients outside of Microchip specifications. See your device datasheet for more information on transient specifications. Monitor JTAG supply pins during programming, and measure JTAG signals for noise or reflection.
0x800B	FPGA Fabric digest verification: FAIL	Programming bitstream components do not match components programmed. FPGA Fabric is either erased or the data has been corrupted or tampered with.	Use the same programming file that was used to program the device.
0x800C	Factory row segment digest verification: FAIL	Programming bitstream components do not match components programmed. Factory row segment data has been corrupted or tampered with.	Use the same programming file that was used to program the device.
0x800D	Bitstream Error. Bitstream or	Bitstream file has been corrupted.	Regenerate bitstream file
	data is corrupted or noisy.	Bitstream was incorrectly generated. Unstable voltage level. Signal integrity issues on JTAG pins.	Monitor related power supplies that cause the issue during programming, and check for transients outside of Microchip specifications. See your device datasheet for more information on transient specifications. Monitor JTAG supply pins during programming, and measure JTAG signals for noise or reflection.
0x800E	Failed to query programming bitstream settings: Instruction timed out	Unstable voltage level. Signal integrity issues on JTAG pins.	Try running DEVICE_INFO action again. Monitor related power supplies that cause the issue during programming, and check for transients outside of Microchip specifications. See your device datasheet for more information on transient specifications. Monitor JTAG supply pins during programming, and measure JTAG signals for noise or reflection.
0x800F	Bitstream Error. Incorrect DEVICEID	Incorrect programming file Incorrect device in chain. Signal integrity issues on JTAG pins.	Choose the correct programming file and select the correct device in the chain. Measure JTAG pins and noise for reflection. If TRST is left floating, then add pull-up to pin. Reduce the length of the Ground connection.

continued	I		
Error Code	Exit Message	Possible Cause	Possible Solution
0x8010	Operation has been disabled by programming bitstream settings	Operation has been disabled by "Programming Bitstream Settings" tool within Libero. User disabled Fabric Erase/ Write/Verify and attempted to Erase/Program/Verify the device.	Drive TRSTB high during device power up Enable the disabled operation in the "Programming Bitstream Settings" tool with Libero and reprogram the device.
0x8011	Failed to check bitstream: Instruction timed out	Unstable voltage level. Signal integrity issues on JTAG pins.	Monitor related power supplies that cause the issue during programming, and check for transients outside of Microchip specifications. See your device datasheet for more information on transient specifications. Monitor JTAG supply pins during programming, and measure JTAG signals for noise or reflection.
0x8012, 0x8013	Failed to erase device: Instruction timed out	Unstable voltage level Signal integrity issues on JTAG pins.	Monitor related power supplies that cause the issue during programming, and check for transients outside of Microchip specifications. See your device datasheet for more information on transient specifications. Monitor JTAG supply pins during programming, and measure JTAG signals for noise or reflection.
0x8014	Failed to program device: Instruction timed out	Unstable voltage level. Signal integrity issues on JTAG pins.	Monitor related power supplies that cause the issue during programming, and check for transients outside of Microchip specifications. See your device datasheet for more information on transient specifications. Monitor JTAG supply pins during programming, and measure JTAG signals for noise or reflection.
0x8015	Error, device is not ready.	DEVRST_N may have been driven LOW during programming.	Need to ensure that DEVRST_N is driven HIGH during programming. The reliability of the device in space cannot be guaranteed if this has occurred. It is the user's responsibility to ensure that DEVRST_N is driven HIGH during programming.

9. Debug Design

9.1 Generate SmartDebug FPGA Array Data

The Generate SmartDebug FPGA Array Data tool generates database files used in downstream tools. These files end with a: *.db extension and are used to debug FPGA Fabric in SmartDebug

Double-click **Generate SmartDebug FPGA Array Data** or right-click **Generate SmartDebug FPGA Array Data** in the Design Flow window and click **Run** to generate SmartDebug FPGA Array Data. Before running this tool, the design should have completed the Place and Route step. If not, Libero SoC runs implicitly the upstream tools (Synthesis, Compile Netlist, and Place and Route) before it generates the FPGA SmartDebug Array Data.

Figure 9-1. Generate SmartDebug FPGA Array Data

Design	Flow					₽×
10		2	oot): top	Ð	0	i 🗲
Active	Synt		is Implementation: synthesis			
	Đ		Create Design			
4	Đ		Constraints			
V	÷		Implement Design			
	Ŧ		Configure Hardware			
	÷		Program Design			
	Ē.		Debug Design			
		-	◆□ Generate SmartDebug FPGA Array Data			
			😣 SmartDebug Design			
		1	🔍 Identify Debug Design			
	÷		Handoff Design for Production			
	÷	•	Handoff Design for Debugging			

9.2 SmartDebug

Design debug is a critical phase of FPGA design flow. Microchip's SmartDebug tool complements design simulation by allowing verification and troubleshooting at the hardware level. SmartDebug can provide access to Microchip FPGA device's built-in probe logic, which enables designers to check the state of inputs and outputs in real-time without re-layout of the design.

SmartDebug can be run in two modes:

- Integrated mode from the Libero Design Flow
- Standalone mode

9.2.1 Integrated Mode

When run in integrated mode from Libero, SmartDebug can access all design and programming hardware information. No extra setup step is required. In addition, the Probe Insertion feature is available in Debug FPGA Array.

To open SmartDebug in the Libero Design Flow window, expand **Debug Design** and double-click **SmartDebug Design**.

9.2.2 Standalone Mode

SmartDebug can be installed separately in the setup containing FlashPro Express and Job Manager. This provides a lean installation that includes all the programming and debug tools to be installed in a lab environment for debug.

In this mode, SmartDebug is launched outside of the Libero Design Flow. Prior to launch of SmartDebug standalone mode, you must go through SmartDebug project creation and import a Design Debug Data Container (DDC) file, exported from Libero, to access all debug features in the supported devices.

Note: In standalone mode, the Probe Insertion feature is not available in FPGA Array Debug because it requires incremental routing to connect the user net to the specified I/O.

9.2.3 See Also

SmartDebug User Guide

9.3 Identify Debug Design

Libero SoC integrates the Identify RTL debugger tool. It enables you to probe and debug your FPGA design directly in the source RTL. Use Identify software when the design behavior after programming is not in accordance with the simulation results.

To open the Identify RTL debugger, in the Design Flow window under Debug Design double-click **Instrument Design**.

Identify features:

- Instrument and debug your FPGA directly from RTL source code.
- Internal design visibility at full speed.
- Incremental iteration Design changes are made to the device from the Identify environment using incremental compile. You iterate in a fraction of the time it takes route the entire device.
- Debug and display results You gather only the data you need using unique and complex triggering mechanisms.

You must have both the Identify RTL Debugger and the Identify Instrumentor to run the debugging flow outlined below.

To use the Identify Instrumentor and Debugger:

- 1. Create your source file (as usual) and run pre-synthesis simulation.
- 2. (Optional) Run through an entire flow (Synthesis Compile Place and Route Generate a Programming File) without starting Identify.
- 3. Right-click **Synthesize** and choose **Open Interactively** in Libero SoC to launch Synplify.
- 4. In Synplify, click Options > Configure Identify Launch to setup Identify.
- 5. In Synplify, create an Identify implementation; to do so, click **Project > New Identify Implementation**.
- In the Implementations Options dialog, make sure the Implementation Results > Results Directory points to a location under <libero project>\synthesis\, otherwise Libero SoC is unable to detect your resulting EDN Netlist file.
- 7. From the Instumentor UI specify the sample clock, the breakpoints, and other signals to probe. Synplify creates a new synthesis implementation. Synthesize the design.
- In Libero SoC, run Synthesis, Place and Route and Generate a Programming File.
 Note: Libero SoC works from the edit netlist of the current active implementation, which is the implementation you created in Synplify for Identify debug.
- 9. Double-click Identify Debug Design in the Design Flow window to launch the Identify Debugger.

The Identify RTL Debugger, Synplify, and FlashPro must be synchronized in order to work properly. See the <u>Release</u> <u>Notes</u> for more information on which versions of the tools work together.

10. Handoff Design for Production

10.1 Export Bitstream

Export Bitstream enables you to export PPD, STAPL, DAT, and SPI programming files.

To export a bitstream file for SmartFusion2 and IGLOO2:

- 1. Under **Handoff Design for Production**, double-click **Export Bitstream**. The Export Bitstream dialog box opens. The dialog box options depend on your Custom Security settings.
- 2. Enter your **Bitstream file name** and location to export the selected bitstream files.
- Choose your options, such as DAT file if you wish to include support for Embedded ISP, SPI file if you need support for Auto programming, Auto Update, and IAP services, PPD or STAPL or SVF if you need support for ISP.
- 4. You can choose whether you want to export the ASCII HEX file for debugging if DAT bitstream file format is selected.
- 5. Select whether you want to export files for Microchip In House Programming (IHP).
- 6. Select to include the bitstream components and Include Pass Keys in Plaintext. Include Pass Keys in Plaintext option is not applicable for SPI files.
- 7. You can export the SPI directory for programming recovery if needed.
- 8. You can select the sanitize eNVM sanitization option if eNVM is configured and selected for at least one file type (master or update).
- 9. Click **OK** to export the selected bitstream files.

For more information on exporting a bitstream file for RTG4, see Export Bitstream - RTG4.

Export Bitstream tool when the device is configured with Bitstream Encryption with Default Key in the Security Policy Manager

See the Export Bitstream topic for more information about exporting your bitstream.

	ersion set with the Configure Prog	ramming Options tool: 0		
Back Leve	el version set with the Configure :	Security tool: 0		
Security of	options set with the Configure Se	curity tool:		
Encry	ypt bitstream with default key. No	User keys and Security Policies are e	enabled.	
Bitstream	file(s)			
Name:	eSRAM_eNVM_access_top	Location: ct\SF2	2\designer\eSRAM_eNVM_access_top\export	
Existing f	iles:			
es	SRAM_eNVM_access_top	.stp	_	
Formats:				
PF	D Support for ISP (JTA	G and SPI Slave)		
			xport separate ASCII HEX file for debugging	
_	TAPL Support for ISP			
_				
_		gle Microsemi device in a JTAG chain		
SF	PI Support for Auto Pro	gramming, Auto Update (IAP), Progra	amming Recovery and IAP/ISP Services	
S S	/F Support for ISP	Limit SVF file size		
-				
U E	export files for Microsemi In House	Programming (IHP): C Yes 📀	No	
File types	:			
		Fabric eNVM		
	File to program at trusted	<u> </u>		
	facility			
			1	
,	ort SPI Directory for programming	recovery Specify SPI Directory		
Expo			-	
	on settings for ERASE action:			
Sanitizati	on settings for ERASE action: anitize all eNVM pages			
Sanitizati	-			

Figure 10-1. Export Bitstream with Default Key Dialog Box

Design Settings:

- Displays the Design version set with the Configure Programming Options tool and Back Level version set with the Configure Security tool. They are read-only options and cannot be modified.
- Note: Info and warning messages appear based on the value set for Back Level version.
- Security options set with the Configure Security tool- Provides a brief description of current security options.

Bitstream file(s):

- Name Sets the name of your bitstream file. The default name is the design name.
- Location Location to save the exported file.
- · Existing files Lists bitstream files previously created.
- Formats Select the Bitstream File format you want to export:
 - PPD
 - DAT
 - STAPL
 - Chain STAPL (Enabled only when there are two or more devices in the chain)
 - SPI (Include Plaintext Passkey option is not applicable for SPI files)
 - Export separate ASCII HEX file for debugging Exports DAT file in HEX format. This option is active only when DAT file format is selected.

 Export files for Microchip In House Programming (IHP) – Exports DAT and STP file formats if 'Yes' is selected.

PPD and DAT file formats are the default file formats. STAPL and DAT are the required file formats for In House Programming. SPI Format is always enabled. If only SPI file format is selected:

- Fabric is disabled for updates, eNVM is selected: update file cannot include locked Fabric.
- Fabric is disabled for updates, eNVM is not selected: update SPI file will not be generated.

If SPI format is selected with other file formats, there is an info message regarding SPI file for the cases above.

- File types: Lists all the bitstream files to be exported
 - File to program at trusted facility Click to include Fabric and/or eNVM into the bitstream files to be
 programmed at a trusted facility. Fabric can be disabled for updates depending on the security settings,
 eNVM is always open.

Note: Only features that have been added to your design are available for programming. For example, you cannot select eNVM for programming if you do not have eNVM in your design.

• Export SPI Directory for programming recovery – Allows you to export SPI directory containing Golden and Update SPI image addresses and design versions, used in Auto-update and Programming Recovery flow. Check this option and click Specify SPI Directory to set the required information.

Figure 10-2. SPI Directory Dialog Box

SPI Directory			? 🔀
Golden SPI Image Design version (DEC): 8	Load from file	Address (HEX):0x 678	
Update SPI Image Design version (DEC): 11	Load from file	Address (HEX):0x ABC	
Help			OK Cancel

10.1.1 Export Bitstream Tool

This topic describes the export bitstream tool when the device is configured with Custom Security option in the Security Policy Manager - SmartFusion2 and IGLOO2. For information about exporting your bitstream, see Export Bitstream.

Figure 10-3. Export Bitstream Dialog Box with Configured Custom Security Options in the Security Policy Manager

Design settings							
Design version set with the Con	figure Program	ning Options tool: 0					
Back Level version set with the	Configure Secu	rity tool: 0					
Security options set with the Co	nfigure Security	/ tool:					
Protect UEK1, UEK2, DPK ar Protect modification to UEK Disable factory enabled def Protect Microsemi factory te	3 via bitstream i ault bitstream e	using FlashLock/UPK1. Tl ncryption key modes.	1. his does no	it prevent Si	RAM PUF System Service requests from	affecting UEK3.	
Bitstream file(s)							
Name: eSRAM_eNVM_access	_top	Location:	ct\SF2\d	esigner \eSR	AM_eNVM_access_top\export		
Existing files:							
Formats:	or ISP <mark>(</mark> JTAG an	-					
		P (JTAG and SPI Slave)) Expo	ort separate	ASCII HEX file for debugging		
STAPL Support fo	or ISP			ort separate	ASCIT HEX THE FOR DEDUGGING		
STAPL Support for Chain STAPL Support for	or ISP or ISP, Single M	licrosemi device in a JTA	G chain				
STAPL Support for Chain STAPL Support for Chain STAPL Support for SPI Support for	or ISP or ISP, Single M or Auto Program	icrosemi device in a JTA ming, Auto Update (IAP	G chain		ery and IAP/ISP Services		
STAPL Support for Chain STAPL Support for Chain STAPL Support for SPI Support for SVF Support for SVF	or ISP or ISP, Single M or Auto Program or ISP Lii	icrosemi device in a JTA ming, Auto Update (IAP nit SVF file size	G chain '), Program	ming Recove			
STAPL Support fr Chain STAPL Support fr SPI Support fr SVF Support fr Export files for Microser	or ISP or ISP, Single M or Auto Program or ISP Lii	icrosemi device in a JTA ming, Auto Update (IAP nit SVF file size	G chain '), Program	ming Recove			
STAPL Support for Chain STAPL Support for Chain STAPL Support for SPI Support for SVF Support for SVF	or ISP or ISP, Single M or Auto Program or ISP Lii	licrosemi device in a JTAI ming, Auto Update (IAP nit SVF file size gramming (IHP):	G chain I), Program Yes (N	ming Recove	ery and IAP/ISP Services	٦	
STAPL Support fr Chain STAPL Support fr SPI Support fr SVF Support fr Export files for Microser	or ISP or ISP, Single M or Auto Program or ISP Lii	icrosemi device in a JTA ming, Auto Update (IAP nit SVF file size	G chain '), Program	ming Recove]	
STAPL Support fr Chain STAPL Support fr SPI Support fr SVF Support fr Export files for Microser	or ISP or ISP, Single M or Auto Program or ISP Lii	licrosemi device in a JTAI ming, Auto Update (IAP nit SVF file size gramming (IHP):	G chain I), Program Yes (N	ming Recove	ery and IAP/ISP Services		
STAPL Support fc Chain STAPL Support fc SPI Support fc SVF Support fc Export files for Microser File types:	or ISP or ISP, Single M or Auto Program or ISP Lin mi In House Pro	icrosemi device in a JTA ming, Auto Update (IAP mit SVF file size gramming (IHP):	G chain), Program Yes ⓒ	ming Recove	ery and IAP/ISP Services Include Plaintext Pass Keys (N/A for *.spi files)		
STAPL Support fr Chain STAPL Support fr SPI Support fr SVF Support fr Export files for Microser File types: Master file	or ISP or ISP, Single M or Auto Program or ISP mi In House Pro	icrosemi device in a JTA ming, Auto Update (IAP mit SVF file size gramming (IHP):	G chain), Program Yes ເ to M Fabric	ning Recover	ery and IAP/ISP Services Include Plaintext Pass Keys (N/A for *.spi files)		
STAPL Support for Chain STAPL Support for SPI Support for SVF Support for Export files for Microser File types: Master file File encrypted with	or ISP or ISP, Single M or Auto Program or ISP <u>ii</u> mi In House Pro UEK1 UEK2	icrosemi device in a JTA ming, Auto Update (IAP mit SVF file size gramming (IHP):	G chain)), Program Yes 🔹 N Fabric V	No eNVM	ery and IAP/ISP Services Include Plaintext Pass Keys (N/A for *.spi files)		
STAPL Support fc Chain STAPL Support fc SPI Support fc SVF Support fc Export files for Microser File types: Master file File encrypted with File encrypted with	or ISP or ISP, Single M or Auto Program or ISP <u>in</u> mi In House Pro UEK1 UEK2 UEK3	icrosemi device in a JTA ming, Auto Update (IAP nit SVF file size gramming (IHP): C Custom Security	G chain), Program Yes Fabric V C	eNVM	ery and IAP/ISP Services Include Plaintext Pass Keys (N/A for *.spi files)		
STAPL Support fr Chain STAPL Support fr SPI Support fr SVF Support fr Iterational exponent for the state of the stat	or ISP or ISP, Single M or Auto Program or ISP in In House Pro UEK1 UEK2 UEK3 ogramming reco	icrosemi device in a JTA ming, Auto Update (IAP nit SVF file size gramming (IHP): C Custom Security	G chain), Program Yes Fabric V C	eNVM	ery and IAP/ISP Services Include Plaintext Pass Keys (N/A for *.spi files)		
STAPL Support fr Chain STAPL Support fr SPI Support fr SVF Support fr Export files for Microser File types: Master file File encrypted with File encrypted with File encrypted with	or ISP or ISP, Single M or Auto Program or ISP in In House Pro UEK1 UEK2 UEK3 ogramming reco	icrosemi device in a JTA ming, Auto Update (IAP nit SVF file size gramming (IHP): C Custom Security	G chain), Program Yes Fabric V C	eNVM	ery and IAP/ISP Services Include Plaintext Pass Keys (N/A for *.spi files)		

Design Settings:

• Displays the Design version set with the Configure Programming Options tool and Back Level version set with the Configure Security tool. They are read-only options and cannot be modified.

Note: Info and warning messages appear based on the value set for Back Level version.

• Security options set with the Configure Security tool- Provides a brief description of current security settings.

Bitstream file(s)

- Name Sets the name of your bitstream file. The default name is the design name.
- Location Location to save the exported file.
- Existing files Lists bitstream files previously created.
- Formats Select the Bitstream File format you want to export:
 - PPD
 - DAT

– STAPL

- Chain STAPL (Enabled only when there are two or more devices in the chain)
- SPI (Include Plaintext Pass Keys option is not applicable for SPI files)
- Export separate ASCII HEX file for debugging Exports DAT file in HEX format for debugging. This option is active only when DAT file format is selected.
- Export files for Microchip In House Programming (IHP) Exports DAT and STP file formats if 'Yes' is selected.

PPD and DAT file formats are the default file formats. STAPL and DAT are the required file formats for In House Programming.

SPI format is always enabled. If only SPI file format is selected:

- Fabric is disabled for updates, eNVM is selected: update file cannot include locked Fabric.
- Fabric is disabled for updates, eNVM is not selected: update SPI file will not be generated. If SPI format is selected with other file formats, there is an info message regarding SPI file for the cases above.
- File types Lists all the bitstream files to be exported.
 Note: Refer to Include Plaintext Pass Keys to check the availability of Export Pass keys for Plaintext option for the following Bitstream files.
 - Master file Click to include Fabric and /or eNVM and/or Include Plaintext Pass Keys into the bitstream files to be programmed at a trusted environment. If the security is not permanently write-protected, the Include Plaintext Pass Key option is disabled.
- · Custom Security is always programmed in the Master file.
 - File encrypted with UEK1 to program at untrusted facility or for Broadcast field update Click to include Fabric and /or eNVM into the bitstream files to be programmed. If the selected features are not protected by UPK1, the bitstream can be programmed at an untrusted location, since it is encrypted with UEK1 that is preprogrammed into the device. If the Fabric update is passcode protected and security is not permanently write-protected, the Include Plaintext Pass Key option is enabled.
 - File encrypted with UEK2 to program at untrusted facility or for Broadcast field update Click to include Fabric and /or eNVM into the bitstream files to be programmed. If the selected features are not protected by UPK1, the bitstream can be programmed at an untrusted location, since it is encrypted with UEK2 that is preprogrammed into the device. If the Fabric update is passcode protected and security is not permanently write-protected, the Include Plaintext Pass Key option is enabled.
 - File encrypted with UEK3 to program at untrusted facility or for Broadcast field update Click to include Fabric and /or eNVM into the bitstream files to be programmed. If the selected features are not protected by UPK1, the bitstream can be programmed at an untrusted location, since it is encrypted with UEK3 that is preprogrammed into the device. If the Fabric update is passcode protected and security is not permanently write-protected, the Include Plaintext Pass Key option is enabled.

Notes: Observe the following guidelines:

- If eNVM/Fabric is One Time Programmable, it is precluded from bitstream encrypted with UEK1/2/3. Since eNVM is always open for updates, the eNVM OTP warning is not applicable for SmartFusion2/IGLOO2.
- UEK3 is available only for M2S060S, M2GL060S, M2S090S, M2GL090S, M2S150S, and M2GL150S devices. See the <u>SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide</u> for more details.
- If a component (for example, eNVM) is not present in the design, it will be disabled in the bitstream component selection.

Export SPI Directory for programming recovery – Allows you to export the SPI directory containing Golden and Update SPI image addresses and design versions, used in Auto-update and Programming Recovery flow. Check this option and click **Specify SPI Directory** to set the required information (see figure below).

Figure 10-4. SPI Directory Dialog Box

SPI Directory			8
🗸 Golden SPI Image			
Design version (DEC): 8	Load from file	Address (HEX):0x 678	
☑ Update SPI Image			
Design version (DEC): 11	Load from file	Address (HEX):0x ABC	
Help			OK Cancel

10.1.2 Security Programming Files

Export Bitstream (expand Handoff Design for Production in the Design Flow window) creates the following files:

<filename>_master.(stp/svf/spi/dat) - Created when Enable custom security options is specified in the Configure Security Policy Manager. This is the master programming file; it includes all programming features enabled, User Key Set 1, User Key Set 2 (optionally if specified), and your security policy settings.

<filename>_security_only_master.(stp /svf/spi/dat) – Created when Enable custom security options is specified in the Configure Security Policy Manager. Master security programming file; includes User Key Set 1, User Key Set 2 (optionally if specified), and your security policy settings.

<filename>_uek1.(stp/svf/spi/dat) – Programming file encrypted with User Encryption Key 1 used for field updates; includes all your features for programming except security.

<filename>_uek2.(stp/svf/spi/dat) – Programming file encrypted with User Encryption Key 2 used for field updates; includes all your features for programming except security.

<filename>_uek3.(stp/svf/spi/dat) – Programming file encrypted with User Encryption Key 3 used for field updates; includes all your features for programming except security.

Note: UEK3 is available only for M2S060S, M2GL060S, M2S090S, M2GL090S, M2S150S, and M2GL150S devices. See the <u>SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide</u> for more details.

10.2 Export Bitstream - RTG4

Design Settings:

• Displays the Design version set with the Configure Programming Options tool. It is read-only option and cannot be modified.

Bitstream file(s)

- Name Sets the name of your bitstream file. The default name is the design name.
- Location Location to save the exported file.
- Existing files Lists bitstream files previously created.
- Formats Select the bitstream file format you want to export:
 - PPD
 - DAT
 - STAPL
 - Chain STAPL (Enabled only when there are two or more devices in the chain)

- Export separate ASCII HEX file for debugging Exports DAT file in HEX format. This option is active only when DAT file format is selected.
- Export files for Microchip In House Programming (IHP) Exports DAT and STP file formats if 'Yes' is selected.

PPD and DAT file formats are the default file formats. STAPL and DAT are the required file formats for In House Programming

Note: Security Programming is not supported for RTG4.

Figure 10-5. Export Bitstream Dialog Box

Desian settinas		
Design version set	with the Configure Programming Options tool: 0	
-	eam Settings form the Configure Programming Options tool:	
You will be abl	o make the device one-time programmable. After programming the device you will NOT be able to erase or program the device. E to run programming actions VERIPY and VERIPY DIGEST as well as use SmartDebug to debug with probes and read the digest of the Fabric. FPGA DataSheet Table 4 for maximum number of Verify Cycles per Program/Grase cycle after making the device one-time programmable.	
You may chan	ge the one-time programmable setting in the Configure Programming Options tool.	
Bitstream file(s)		
Name: shift32	Location: wnloads\training\sf2_rtg4\designer\shift32\export	
Existing files:		
shift32.d		
shift32.h		
shift32.p		
shift32.st		
Formats:		
Pormats:		
	Support for ISP (JTAG)	
DAT	Support for Embedded ISP (JTAG) Export separate ASCII HEX file for debugging	
STAPL	Support for ISP	
Chain STAP	L Support for ISP, Single Microsemi device in a JTAG chain	
SVF	Support for ISP Limit SVF file size,	
 Export file 	s for Microsemi In House Programming (IHP): C Yes 🙆 No	
Export file	s tor Microsemi In House Programming (LHP): Yes Yes No	
Export file	s for Microsemi In House Programming (LHP): Yes Yes No	

Note: If you select the One-time programmable (OTP) option in Configure Programming Options, you will see the following dialog box:

Figure 10-6. One-tome Programmable Device Dialog Box

One	-time Programmable Device
	You selected to make the device one-time programmable. After programming the device you will NOT be able to erase or program the device. You will be able to run programming actions VERIFY and VERIFY_DIGEST as well as use SmartDebug to debug with probes and read the digest of the Fabric. Refer to RTG4 FPGA Datasheet Table 4 for maximum number of Verify Cycles per Program/Erase cycle after making the device one-time programmable. You may change the one-time programmable setting in the Configure Programming Options tool. Do you want to continue with export bitstream?
	Yes No

Click Yes to continue or No to cancel.

10.3 Export FlashPro Express Job - SmartFusion2, IGLOO2, RTG4

To program the design using standalone FlashPro Express tool on Linux or Windows, export a FlashPro Express Job. The job file will include chain configuration, Programmer Settings, Programming Mode (JTAG/SPI-Slave) and programming files loaded from Programming Connectivity and Interface.

Note: SPI Slave mode is supported by FlashPro5 for SmartFusion2 and IGLOO2 devices, and by FlashPro6 for SmartFusion2, IGLOO2 devices. SPI Slave mode is not supported for RTG4 devices. JTAG is the default interface.

For SmartFusion2 and IGLOO2, Security Programming is supported. Use the Security Policy Manager to configure Security before you export the programming job. The Export FlashPro Express Job dialog box for SmartFusion2 and IGLOO2 displays the Security Options you have configured in the Security Policy Manager.

Note: Security Programming is not supported for RTG4.

Libero SoC[®] v2021.1 Handoff Design for Production

Figure 10-7. Export FlashPro Express Job Dialog Box with Bitstream encryption with default key

The Export FlashPro Express Job dialog box options vary depending on the device you are using and the Security Key Mode you select.

Export FlashPro Express Job	\times
-Design settings	
Design version set with the Configure Programming Options tool: 0	
Back Level version set with the Configure Security tool: 0	
Security options set with the Configure Security tool:	
Encrypt bitstream with default key. No User keys and Security Policies are enabled.	
FlashPro Express Job file	_
JTAG device chain, devices bitstream files and configured actions, programmer settings will be included in the programming job.	
Name: eSRAM_eNVM_access_top Location: ct\SF2\designer\eSRAM_eNVM_access_top\export	
Existing files:	
This folder is empty.	
Design bitstream file format: PPD (*.ppd) 🗾 🕕	
Design bitstream file type:	
Fabric eNVM	
File to program at trusted	
Design actions and procedures: Configure	
Sanitization settings for ERASE action:	
Sanitize all eNVM pages	
Help OK Cancel	

Design Settings:

• Displays the Design version set with the Configure Programming Options tool and Back Level version set with the Configure Security tool. They are read-only options and cannot be modified.

Note: Info and warning messages appear based on the value set for Back Level version.

• Security options set with the Configure Security tool (Modify via Security Policy Manager)- Provides a brief description of current security settings.

FlashPro Express Job file:

- Name Sets the name of your bitstream file. The default name is the design name.
- Location Location of the file to be exported.
- Existing files Lists any existing programming job files at the selected location.
 - Design bitstream file format- Lists all the available bitstream files, one of which will be included in the
 programming job for the current target device. The format of the Bitstream file can be selected from the
 Format drop down menu. PPD is the default bitstream file format.
 - Design bitstream file type

- File to Program at trusted facility(only available when the design is configured with Bitstream Encryption with Default Key in the Security Policy Manager- Click to enable programming for Fabric/sNVM bitstream components at a trusted facility.
- Master file to program at trusted facility(available when the design is configured with Custom Security options in the Security Policy Manager) Click to include:
 - Fabric and /or eNVM.
 - Include Plaintext Pass Keys into the bitstream files to be programmed at a trusted facility.

Note:

- Custom Security is always programmed in the Master file.
- File encrypted with UEK1 to program at untrusted facility or for Broadcast field update Click to include:
 - Fabric and /or eNVM.
 - Include Plaintext Pass Keys into the bitstream files to be programmed.
- File encrypted with UEK2 to program at untrusted facility or for Broadcast field update Click to include:
 - Include Plaintext Pass Keys into the bitstream files to be programmed.
 - Fabric and /or eNVM.

Note: Refer to Export Pass Keys for Plaintext to check the availability of Export Pass keys for Plaintext option for the following Bitstream files.

- File encrypted with UEK3 to program at untrusted facility or for Broadcast field update Click to include:
 - Fabric and/or eNVM.
 - Include Plaintext Pass Keys into the bitstream files to be programmed.

Note: If eNVM/Fabric is One Time Programmable, it is precluded from a bitstream encrypted with UEK1/2/3.

Note: UEK3 is only available for M2S060, M2GL060, M2S090, M2GL090, M2S150 and M2GL150 devices. See the <u>SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide</u> or more details.

· Sanitization settings for ERASE Action -

The eNVM sanitization option is available if eNVM is configured and selected for at least one file type (master or update).

Default for both options when they are enabled is "off".

The sanitization options do not depend on OTP security setting; ERASE action will fail if there is OTP security.

RTG4

50	smartfusion	_project	🖂 📔 🔤 smartfusion_project_	MSS 🗵	DESIGN_FIRM	WARE 🔽	
	Generate		Instance Name		Core Type	Version	Compatible Hardware Instance
1	5	A	CoreGPIO_Driver_0	CoreGPI	O_Driver	3.0.101 👻	smartfusion_project:CoreGPIO_0
2	2	Ē	CorePWM_Driver_0	CorePW	M_Driver	2.1.107 -	smartfusion_project:corepwm_0
3	2	Â	CoreUARTapb_Driver_0	CoreUAR	<pre>Tapb_Driver</pre>	3.0.105 🗸	smartfusion_project:CoreUARTapb_0
4	5	ø 🖻	HAL_0	HAL		2.1.102 🗸	smartfusion_project_MSS
5		Ē	MSS_ACE_Driver_0	MSS_AC	E_Driver	2.2.101 -	smartfusion_project_MSS:MSS_ACE_0
6	5	Ŧ	MSS_Ethernet_MAC_Driver_0	MSS_Eth	ernet_MAC_Driver	2.0.103	smartfusion_project_MS5:MS5_MAC_0
7	N I	Ē	MSS_GPIO_Driver_0	MSS_GP	IO_Driver	2.0.105 🗸	smartfusion_project_MS5:MS5_GPIO_0
8	Г	Ē	MSS_IAP_Driver_0	MSS_IAP	_Driver	2.2.101 -	smartfusion_project_MSS
9	5	a l	MSS_MAC_Driver_0	MSS MA	C_Driver	1.0.1	smartfusion_project_MSS:MSS_MAC_0

Design Settings:

• Displays the Design version set with the Configure Programming Options tool. This is a read-only option and cannot be modified.

FlashPro Express Job file:

- Name Sets the name of your bitstream file. The default name is the design name.
- Location Location of the file to be exported.
- Existing files Lists any existing programming job files at the selected location.
- Design Bitstream File Format- Lists all the available bitstream files, one of which will be included in the
 programming job for the current target device. The format of the Bitstream file can be selected from the Format
 drop down menu. PPD is the default bitstream file format.

Note: If you have selected the One-time programmable (OTP) option in Configure Programming Options, you will see the following dialog box:

•	You selected to make the device one-time programmable. After programming the device you will NOT be able to erase or program the device.
	You will be able to run programming actions VERIFY and
	VERIFY_DIGEST as well as use SmartDebug to debug with
	probes and read the digest of the Fabric.
	Refer to RTG4 FPGA Datasheet Table 4 for maximum number of
	Verify Cycles per Program/Erase cycle after making the device one-time programmable.
	You may change the one-time programmable setting in the
	Configure Programming Options tool.
	Do you want to continue with export FlashPro Express job?
	Yes No

Click Yes to continue or No to cancel.

10.3.1 Prepare Design for Production Programming in FlashPro Express

After you have exported a programming job you can handoff this programming job to the FlashPro Express tool for production programming. To do so:

In FlashPro Express, from the **File** menu choose **Create Job Project From a Programming Job**. You will be prompted to specify the Programming Job location that you just exported from Libero and the location of where to store the Job Project. The Job Project name automatically uses the programming job name and cannot be changed. Click **OK** and a new Job Project will be created and opened for production programming.

10.4 Export Job Manager Data - SmartFusion2, IGLOO2

Job Manager is Microchip's HSM-based security software for job management.

As a part of the SPPS flow, the Export Job Manager Data dialog box allows a design engineer (user) to export Libero design data to Job Manager. Exported data is used by an operation engineer (OE) using Job Manager to prepare the manufacturing process for HSM or non-HSM flow.

Job Manager Data export is only provided for SmartFusion2, IGLOO2 devices.

Figure 10-9. Export Job Manager Data Dialog Box

ogramm	ning data file	
lame:	secand	
ocation:	9_newcons/spps/designer/secand/export	
xisting p	programming data files:	
	A NAME OF COMPANY AND A DESCRIPTION OF CO	
iclude bi	tstream components	
	tstream components ustom security ☑ Fabric □ eNVM	

Programming data file - export Job Data Container (JDC) file.

Name - All names use a prefix as shown in your software.

Location - Location of the file to be exported.

Existing programming job files - Lists any existing programming job files already in your project.

Include bitstream components - Lists the components of the design that can be saved to the file.

10.5 Export Pin Report

In the Design Flow window, expand **Handoff Design for Production**. Right-click **Export Pin Report** to export a pin report.

The Export Pin Reports dialog box opens. Click **Browse** to navigate to a disk location where you want the pin report to be saved to.

Check the check box to make your selections:

· Pin Report sorted by Port Name

- Pin Report sorted by Package Pin Name
- I/O Bank Report
- I/O Register Combining Report

The pin report lists the pins in your device sorted according to your preference: sort by Port Name or Sorted by Package Pin Name. The pin report generates two files:

- <design>_pinrpt_name.rpt Pin report sorted by name.
- <design>_pinrpt_number.rpt Pin report sorted by pin number. You must select at least one report.
 Export Pin Report generates a Bank Report by default; the filename is <design>-bankrpt.rpt. Export Pin Report also generates an I/O Register Combining Report listing the I/Os which have been combined into a Register for betting timing performance.

Figure 10-10. Export Pin Report Dialog Box

Export Pin R	eports 2 X
Location:	D:\2Work\dsfsda\designer\count16 Browse
V Pin Report S	orted by Port Name
V Pin Report S	orted by Package Pin Name
📝 I/O Bank Re	port
V I/O Register	Combining Report
Help	OK Cancel

10.6 Export BSDL File

Double-click Export BSDL File (in the Libero SoC Design Flow window, **Handoff Design for Production > Export BSDL File**) to generate the BSDL File report to your <u>Design Report</u>.

The BSDL file provides a standard file format for electronics testing using JTAG. It describes the boundary scan device package, pin description and boundary scan cell of the input and output pins. BSDL models are available as downloads for many Microchip SoC devices.

See the Microchip website for more information on BSDL Models.

10.7 Export IBIS Model

Double-click Export IBIS Model (in the Libero SoC Design Flow window, **Handoff Design for Production > Export IBIS Model**) to generate the IBIS Model report.

The IBIS model report provides an industry-standard file format for recording parameters like driver output impedance, rise/fall time, and input loading, which may then be used by software applications such as Signal Integrity tools or IBIS simulators.

The exported IBIS file has the file extension *.ibs (named <root>.ibs) and is displayed in the Files tab.

For SmartFusion2, IGOO2 and RTG4 devices, the IBIS report *.ibs file exported from Libero SoC supports the Model Selector keyword as specified in the IBIS 5.0 Specifications.

In the [Pin] section of the IBIS *.ibs file, the Model Selector tag is listed under the model_name. The IBIS *.ibs file has a [Model Selector] section that describes the model selector and its list of models. The Model Selector tag in the [Pin] section establishes the relationship between the pin and the [Model Selector].

Figure	10-11.	Model	Selector	*.ibs File
Iguie	10-11.	Model	Oelector	.103 1 116

Design settings				
Design version set with the Configure Pro				
Back Level version set with the Configure	e Security tool: 0			
Security options set with the Configure S Encrypt bitstream with default key. I		cies are enabled.		
FlashPro Express Job file				
JTAG device chain, devices bitstream file	s and configured actions, pro	grammer settings will be included	in the programming job.	
Name: eSRAM_eNVM_access_top	Location:	ct\SF2\designer\eSRAM_eNVN	1_access_top\export	
Existing files:				
This folder is empty.				
Design bitstream file format: PPD (*.pp	d) 💌 🊺			
Design bitstream file format: PPD (*.pp Design bitstream file type:	d) 🗾 🕦			
	d) 💽 🚺 Fabric eNVM			
Design bitstream file type:	Fabric eNVM			
Design bitstream file type:				
Design bitstream file type: File to program at trusted facility	Fabric eNVM			
Design bitstream file type: File to program at trusted facility Design actions and procedures: Con	Fabric eNVM			
Design bitstream file type: File to program at trusted facility	Fabric eNVM			
Design bitstream file type: File to program at trusted facility Design actions and procedures: Con	Fabric eNVM			
Design bitstream file type: File to program at trusted facility Design actions and procedures: Con Sanitization settings for ERASE action:	Fabric eNVM			
Design bitstream file type: File to program at trusted facility Design actions and procedures: Con Sanitization settings for ERASE action:	Fabric eNVM			
Design bitstream file type: File to program at trusted facility Design actions and procedures: Con Sanitization settings for ERASE action:	Fabric eNVM			
Design bitstream file type: File to program at trusted facility Design actions and procedures: Com Sanitization settings for ERASE action:	Fabric eNVM			

The advantage of Model Selector feature is that you can load the *.ibs file from Libero SoC into Signal Integrity applications or IBIS simulators and switch the I/O to different models for individual I/Os on-the-fly in the tools. There is no need to go back to the Libero SoC I/O Attribute Editor to change the I/O settings and run Compile to switch to different I/O settings.

See the Microchip Website for more information on IBIS Models.

10.8 Export uPROM Report - RTG4

In the Design Flow window:

- 1. Expand Handoff Design for Production.
- 2. Right-click **Export uPROM Report** to export a uPROM Report. The **Export uPROM Report Under File** dialog box opens.
- 3. Navigate to a disk location where you want to save the uPROM Report. Enter the following command to invoke tool in batch mode:

export_uPROM_Report_RTG4 -export_dir {E:\ram_uic_test_capture\designer\sd} The Export uPROM Report generates an XML/TEXT version of the report. The filename is uPROM_Configuration_Report.xml/ uPROM_Configuration_Report.txt.

This report includes the configuration file path, clients details, and uPROM usage statistics.

11. Handoff Design for Firmware Development

11.1 Software IDE Integration

Libero SoC simplifies the task of transitioning between designing your FPGA to developing your embedded firmware.

Libero SoC manages the firmware for your FPGA hardware design, including:

- · Firmware hardware abstraction layers required for your processor
- · Firmware drivers for the processor peripherals that you use in your FPGA design
- Sample application projects are available for drivers that illustrate the proper usage of the APIs

You can see which firmware drivers Libero SoC has found to be compatible with your design by opening the <u>Firmware View</u>. From this view, you can change the configuration of your firmware, change to a different version, read driver documentation, and generate any sample projects for each driver.

Libero SoC manages the integration of your firmware with your preferred Software Development Environment, including SoftConsole, Keil, and IAR Embedded Workbench. The projects and workspaces for your selected development environment are automatically generated with the proper settings and flags so that you can immediately begin writing your application.

11.1.1 See Also

Exporting Firmware and the Software IDE Workspace Running Libero SoC from your Software Tool Chain View/ Configure Firmware Cores

11.2 View/Configure Firmware Cores

Use this dialog to select and configure firmware cores (drivers) for your Software IDE project. The Design Firmware tab lists the compatible firmware for the hardware that you have instantiated in your design. In the Design Flow tab, expand **Create Design** and double-click **View/Configure Firmware Cores** to view the DESIGN_FIRMWARE tab.

The Firmware table lists the compatible firmware and drivers based on the hardware peripherals that you have used in your design. Each row represents a firmware core that is compatible with a hardware peripheral in your design. The columns in the Firmware table are:

- **Generate** Allows you to choose whether you want the files for this firmware core to be generated on disk and added to your Software IDE project. Click the check box to generate firmware for each peripheral in your design.
- **Instance Name** This is the name of the firmware instance. This may be helpful in distinguishing firmware cores when you have multiple firmware cores with the same Vendor:Library:Name:Version (VLNV) in your design.
- **Core Type** Firmware Core Type is the Name from the VLNV id of the core. This generally corresponds to the name of the hardware peripheral with which the firmware core is compatible.
- **Version** Firmware Core Version; you can upgrade or choose a different version via a dropdown menu in this column.
- **Compatible Hardware Instance** The hardware instance in your design that is compatible with this firmware core.

11.2.1 Downloading Firmware

Libero attempts to find compatible firmware located in the IP Vault located on your disk, as well as firmware in the IP Repository via the Internet.

If compatible firmware is found in the IP repository but not on your disk, the row will be italicized, indicating that it needs to be downloaded. To download all firmware cores necessary for your project peripherals, click the **Download All Firmware** icon in the vertical toolbar.

11.2.2 Configuring Firmware

Firmware cores that have configurable options will have a wrench icon in the row. Click the wrench icon to configure the firmware core.

It is important that you check the configuration of your firmware cores if they have configurable options. They may have options that target your software IDE (Keil, IAR or Softconsole), or your processor, that are vital configuration options to getting your system to work properly.

11.2.3 Generating Firmware

Click the Generate icon to export the firmware drivers and software IDE project for your project. The firmware drivers are generated into <project>\firmware and the software workspace is exported to <project>\<toolchain>.

<toolchain> could be SoftConsole, IAR, or Keil, depending on your software IDE. The firmware drivers are also copied into the <toolchain> folder.

11.2.4 Changing Firmware Core Versions

You can manually change to the latest version by selecting the drop down in the Version column.

There will often be multiple versions of a firmware cores available for a particular peripheral. The MSS Configurator selects the latest compatible version for a new design.

However, once the firmware has been added to your design, Libero will not automatically change to the latest version if one becomes available.

Note: If a core version is shown in italics it is available in the Web Repository but not in your Vault; you must download the firmware core version to use it in your design.

11.2.5 Generating Sample Projects

Firmware cores are packaged with sample projects that demonstrate their usage. They are packaged for specific tool chains, such as Keil, IAR and SoftConsole

To generate a sample project, right-click the firmware core, choose **Generate Sample Project**, select your IDE tool chain (such as Keil), and choose from the list of available samples.

You will be prompted to select the destination folder for the sample project.

Once this project is generated you can use it as a starting point in your Software IDE tool or use the example project as a reference on how to use the firmware driver.

11.2.6 Fabric Peripherals

Libero SoC also attempts to find compatible firmware for soft (fabric) peripherals that you have added in your toplevel SmartDesign if that top-level is Set as Root.

To set your top-level design as a root, right-click your top-level design in the Design Hierarchy and choose **Set as Root**. The root component appears in **bold**.

The following figure shows CoreGPIO, CorePWM, and CoreUARTapb soft cores that have been added into your toplevel SmartDesign.

Figure 11-1. Firmware Cores Tab (DESIGN_FIRMWARE)

50	smartfusion	_project	🔟 🔤 smartfusion_project_	MSS 🔝 🛛 SIGN_FIRM	WARE 🔽	
	Generate		Instance Name	Core Type	Version	Compatible Hardware Instance
1	5	A	CoreGPIO_Driver_0	CoreGPIO_Driver	3.0.101 👻	smartfusion_project:CoreGPIO_0
2	2	Ē	CorePWM_Driver_0	CorePWM_Driver	2.1.107 -	smartfusion_project:corepwm_0
3	2	Â	CoreUARTapb_Driver_0	CoreUARTapb_Driver	3.0.105 👻	smartfusion_project:CoreUARTapb_0
4	5	6	HAL_0	HAL	2.1.102 🗸	smartfusion_project_MSS
5	2	Ē	MSS_ACE_Driver_0	MSS_ACE_Driver	2.2.101 -	smartfusion_project_MSS:MSS_ACE_0
6	V	¢.	MSS_Ethernet_MAC_Driver_0	MSS_Ethernet_MAC_Driver	2.0.103	smartfusion_project_MS5:MS5_MAC_0
7	V	A	MSS_GPIO_Driver_0	MSS_GPIO_Driver	2.0.105 👻	smartfusion_project_M55:M55_GPIO_0
8	Г	ñ	MSS_IAP_Driver_0	MSS_IAP_Driver	2.2.101 -	smartfusion_project_MSS
9	5	6	MSS_MAC_Driver_0	MSS_MAC_Driver	1.0.1	smartfusion_project_MSS:MSS_MAC_0

11.2.7 See Also

Exporting Firmware and the Software IDE Workspace Running Libero SoC from your Software Tool Chain Software IDE Integration

11.3 Export Firmware – SmartFusion2

When your design has been completed, you can export the design firmware configuration using the Export Firmware tool. The firmware configuration contains:

- Register configuration files for MSS, FDDR, and SERDES blocks instantiated in your design. This information
 must be compiled with your application along with the SmartFusion2 CMSIS firmware core to have proper
 Peripheral Initialization when the Cortex-M3 boots.
- Firmware drivers compatible with the hard and soft peripherals instantiated in your design.

Figure 11-2. Export Firmware Dialog Box

Location:	C:\temp\test_0712	Browse
Software IDE:	SoftConsole4.0 🔻	
Export hard	ware configuration and firmware drivers	
Create soft	ware project including hardware configuration	on and firmware drivers

To export your design firmware configuration, double-click **Export Firmware** in the Libero SoC Design Flow window under Handoff Design for Firmware Development. The Export Firmware dialog box opens.

Location - Provide the location where you want the firmware configuration files to be exported. When you export the firmware, Libero SoC creates a Firmware folder to store all the drivers and register configuration files.

Software IDE: <selected Software Tool Chain>

Libero SoC creates the firmware project for the IDE tool of your choice and creates the SoftConsole/IAR/Keil (per your choice) folder to store the projects.

Export hardware configuration and firmware drivers - This option is checked by default. Beginning in Libero SoC v11.7, the Export hardware configuration option exports register configuration files for MSS, FDDR and SERDES blocks instantiated in your design. CMSIS and other firmware drivers must be generated using the standalone Firmware Catalog executable. These options are available to support SoftConsole 4.0 flow.

Create software project including hardware configuration and firmware drivers

To enable you to manage your firmware project separately from Libero's automatically generated firmware data, the created software workspace contains two software projects:

hardware_platform - This project contains all the firmware and hardware abstraction layers that correspond to your hardware design. This project is configured as a library and is referenced by your application project. The content of this folder is overwritten every time you export your firmware project.

application - This project produces a program and results in the binary file. It links with the hardware_platform project. This folder does not get overwritten when you re-export your firmware. This is where you can write your own main.c and other application code, as well as add other user drivers and files. You can reference header (*.h) files of any hardware peripherals in the hardware_platform project – include paths are automatically set up for you.

To build your workspace, make sure you have both the hardware_platform and _application projects set to the same compile target (Release or Debug) and build both projects.

To open your exported firmware projects you must invoke your third-party development tool (SoftConsole, Keil or IAR) outside Libero SoC and point it to the exported firmware workspace.

Note: You must re-export firmware if you make any changes to your design

11.3.1 TCL Command

```
export_firmware \
-export_dir {D:\Designs\software_drivers} \
-create_project 1 \
-software_ide {Keil}
```

11.3.2 Version Supported

Libero SoC v11.7 and later supports the following versions of third-party development tools:

- SoftConsole v4.0
- SoftConsole v3.4
- IAR EWARM
- Keil

12. Export SmartDebug Data (Libero SoC)

Export SmartDebug Data allows the export of SmartDebug Data from Libero to be handed off to the Standalone SmartDebug environment.

In the Libero SoC Design Flow window, expand **Handoff Design for Debugging**, right-click **Export SmartDebug Data** and click **Export** to open the Export SmartDebug Data dialog box. Specify the design debug data file (*.ddc)) to be exported. This file is also used as one of the ways to create a Standalone SmartDebug project.

See the following figure for an example.

Figure 12-1.	Export SmartDebug	Data Dialog Box
--------------	-------------------	-----------------

Name:	testcase			
ocation	: e_design\2_pciorv_rtg4	v1\testcase\designer\testcase\expor	t	
Existing	design debug data files:			
📄 te	stcase.ddc			
ndude d	esign components			
	FPGA Array Probe Points			
	FPGA Array Memory Block	s		
	Security T Display DPK	Cor UPK1 in SmartDebug		
	JTAG Chain			
	Programmer Settings			
1.	Device I/O States During	Programming		
		n at trusted facility		
~	le bitstream file to program			
√ Incluc	le bitstream file to program			
⊽ Incluc	le bitstream file to program			

Note: SmartDebug data can be exported without connecting the hardware.

Design debug data file (*.ddc) Name

The name of the design.

Location

The location of the exported debug file. By default, the *.ddc file is exported to the <project_location>/designer/ <design>/export folder and has the *.ddc file extension.

Existing Design Debug Data Files

The existing *.ddc file, if any, in the export folder.

SmartDebug data can be exported after you run Generate FPGA Array Data for the design in the Libero Design Flow. You can also directly export SmartDebug data after running Synthesize on the design. Other tools, such as Place and Route, Generate FPGA Array Data, and so forth) are implicitly run before the Export SmartDebug Data dialog box is displayed.

Include design components

A DDC file can contain the following components:

- **FPGA Array Probe Points** When checked, Libero SoC exports Live and Active probes information (<design>_probe.db file) into the *.ddb container file.
- **FPGA Array Memory Blocks** When checked, Libero SoC exports information about FPGA memories (<design>_sii_block.db) into the *.ddb container file:
 - Names and addresses of the memory blocks instantiated by the design.
 - Data formats selected by the user in the design.
- **sNVM** When checked, Libero SoC exports sNVM components.
- Security This contains the security locks, keys, and security policy information needed for debug. This may be default or custom security (<design>.spm file). It is hidden if security is not supported for the device; for example, RTG4 devices.
- **Display DPK or UPK1 in SmartDebug** This option is enabled only when custom security is provided, and is unchecked by default.
- JTAG Chain (device chain information configured using Programming Connectivity and Interface in Libero)
 - When checked, Libero SoC exports chain data including devices, their programming files if loaded, device properties, and so on (<design>.pro file). If JTAG chain is unchecked, the default JTAG chain with Libero design device only is added to the *.ddc file.
 - Programmer Settings (<design>.pro file) If Programmer Settings is unchecked, the default programmer settings are added to the *.ddc file.
 - Device I/O States During Programming (<design>.ios file) This setting is used by some SmartDebug features, for example, for programming eNVM. It is NOT used during device programming in SmartDebug; programming files used to program devices already have I/O states data.

In addition, you can include bitstream file information, which can be used for programming the device in Standalone SmartDebug.

Include Bitstream file to program at trusted facility

- Bitstream components: Fabric (SmartFusion2, IGLOO2, and RTG4 devices)
- Bitstream components: eNVM (SmartFusion2 and IGLOO2 devices only)

The default location of the DDC file is: <Libero_Project_directory>/designer/<design_name>/export.

The DDC file can be exported to any user-specified location if the location has read and write permission.

Note: If you have selected the One-time programmable (OTP) option in Configure Programming Options, you will see the following dialog:



Click **Yes** to continue or **No** to cancel.

13. References

13.1 Catalog

In the Libero SoC, from the **View**, menu choose **Windows > Catalog**.

The Catalog displays a list of available cores, buses, and macros.

Figure 13-1. Libero SoC Catalog

Catalog	8 ×
	🝷 🔲 Simulation Mode 🛛 🍈 🝷
Name	Version
Arithmetic	
Basic Blocks	
Bus Interfaces	
Clock & Management	
▷ DSP	
Fusion Peripherals	
▷ I/O	
Memory & Controllers	
Peripherals	
Power Management	
Processors	
Tamper	

From the Catalog, you can create a component from the list of available cores, add a processor or peripheral, add a bus interface to your SmartDesign component instantiate simulation cores or add a macro (Arithmetic, Basic Block, etc.) to your SmartDesign component.

Double-click a core to configure it and add it to your design. Configured cores are added to your list of Components/ Modules in the Design Explorer.

Click the **Simulation Mode** check box to instantiate simulation cores in your **SmartDesign Testbench**. Simulation cores are basic cores that are useful for stimulus, such as driving clocks, resets, and pulses.

Viewing Cores in the Catalog

The font indicates the status of the core:

- Plain text In vault and available for use
- Asterisk after name (*) Newer version of the core (VLN) available for download
- · Italics Core is available for download but not in your vault
- Strikethrough core is not valid for this version of Libero SoC

The colored icons indicate the license status. Blank means that the core is not license protected in any way. Colored icons mean that the core is license protected, with the following meanings:

Green Key - Fully licensed; supports the entire design flow.

Yellow Key - Has a limited or evaluation license only. Precompiled simulation libraries are provided, enabling the core to be instantiated and simulated within Libero SoC. Using the Evaluation version of the core it is possible to create and simulate the complete design in which the core is being included. The design is not synthesizable (RTL code is not provided). No license feature in the license.dat file is needed to run the core in evaluation mode. You can purchase a license to generate an obfuscated or RTL netlist.

Yellow Key with Red Circle - License is protected; you are not licensed to use this core.

Right-click any item in the Catalog and choose Show Details for a short summary of the core specifications. Choose Open Documentation for more information on the Core. Right-click and choose Configure Core to open the core generator.

Click the Name column heading to sort the cores alphabetically.

You can filter the cores according to the data in the Name and Description fields. Type the data into the filter field to view the cores that match the filter. You may find it helpful to set the Display setting in the Catalog Options to List cores alphabetically when using the filters to search for cores. By default the filter contains a beginning and ending '*', so if you type 'controller' you get all cores with controller in the core name (case insensitive search) or in the core description. For example, to list all the Accumulator cores, in the filter field type:

accu

Catalog Options

Click the Options button (or the drop-down arrow next to it) to import a core, reload the Catalog, or modify the Catalog Options.

You may want to import a core from a file when:

- · You do not have access to the internet and cannot download the core, or
- A core is not complete and has not been posted to the web (you have an evaluation core) Manually Downloading MegaVaults and Individual CPZ files

When Libero is used in an environment without automatic access to Microchip's online IP repositories via the Internet; see this article explaining how to download MegaVaults and individual CPZ files.

13.1.1 Catalog Options Dialog Box

The Catalog Options dialog box (as shown below) enables you to customize your <u>Catalog</u>. You can add a repository, set the location of your vault, and change the View Settings for the Catalog. To display this dialog box, click the Catalog Options button.

Vault/Repositories Settings	[Add
 Repositories Vault location View Settings Display Filters 	www.actel-ip.com/repositories/SgCore www.actel-ip.com/repositories/DirectCore www.actel-ip.com/repositories/Firmware www.actel-ip.com/repositories/internal_2020	Remove
		Defaults

Figure 13-2. Catalog Options Dialog Box

Vault/Repositories Settings

Repositories

A repository is a location on the web that contains cores that can be included in your design. The Catalog Options dialog box enables you to specify which repositories you want to display in your Vault. The Vault displays a list of cores from all your repositories, and the <u>Catalog</u> displays all the cores in your Vault. The default repository cannot be permanently deleted; it is restored each time you open the Manage Repositories dialog box. Any cores stored in the

repository are listed by name in your Vault and Catalog; repository cores displayed in your Catalog can be filtered like any other core.

Type in the address and click the **Add** button to add new repositories. Click the **Remove** button to remove a repository (and its contents) from your Vault and Catalog. Removing a repository from the list removes the repository contents from your Vault.

Vault location

Use this option to choose a new vault location on your local network. Enter the full domain pathname in the Select new vault location field. Use the format:

\\server\share

and the cores in your Vault will be listed in the Catalog.

Set ENV variable to set vault location - In addition to setting the vault location using the Catalog dialog box, you can set the vault location using the environment variable MSCC_IDE_VAULT_LOCATION. Setting the vault through the environment variable takes precedence over all other options to set vault location.

To set the vault location on Linux, type the following command:

setenv MSCC_IDE_VAULT_LOCATION /home/temp_dir

To set the vault location on Windows:

Add a new environment variable MSCC_IDE_VAULT_LOCATION in System Properties and specify your vault location.

Read-only vault

In read-only Mega Vault mode, you cannot download, add, or remove cores. However, you can configure and generate cores by creating a temporary extract location to extract the core. This temporary extract location can be set by setting the environment variable MSCC_IDE_VAULT_EXTRACT_LOCATION. By setting this environment variable, your configured cores are retained across sessions.

To set the extract location on Linux, type the following command:

setenv MSCC IDE VAULT EXTRACT LOCATION /home/vault extract

To set the extract vault location on Windows:

Add a new environment variable MSCC_IDE_VAULT_EXTRACT_LOCATION in System Properties and specify your extract location. If you do not specify the extract location, a temporary location will be created by Libero and it will be accessed only while the current session is active. If the session is no longer active, the temporary extract location will be cleaned up by Libero. If you specify the extract location, it will be available for any instance of libero on that machine, and it is your responsibility to clean up the extract location.

View Settings

Display

Group cores by function - Displays a list of cores, sorted by function. Click any function to expand the list and view specific cores.

List cores alphabetically - Displays an expanded list of all cores, sorted alphabetically. Double click a core to configure it. This view is often the best option if you are using the filters to customize your display.

Show core version - Shows/hides the core version.

Filters

Filter field - Type text in the Filter Field to display only cores that match the text in your filter. For example, to view cores that include 'sub' in the name, set the Filter Field to **Name** and type **sub**.

Display only latest version of a core - Shows/hides older versions of cores; this feature is useful if you are designing with an older family and wish to use an older core.

Show all local and remote cores - Displays all cores in your Catalog.

Show local cores only - Displays only the cores in your local vault in your Catalog; omits any remote cores.

Show remote cores that are not in my vault - Displays remote cores that have not been added to your vault in your Catalog.

13.2 Changing Output Port Capacitance


Output propagation delay is affected by both the capacitive loading on the board and the I/O standard. The I/O Attribute Editor in ChipPlanner provides a mechanism for setting the expected capacitance to improve the propagation delay model. SmartTime automatically uses the modified delay model for delay calculations.

Figure 13-3. Maximum Delay Analysis View

inalit broke	y Analysis View								
	i ningjas ticti								
MAX	Analysis for scenario timing_analysis	From *			то *				
External Recovery Asynchronous to Register ✓ √@ FCCC_0_0/FCCC_0_0/CCC_INST/GL1 Register to Register External Setup		Customize table Apply Filter Store Filter Reset Filter					Reset Filter		
		Source Pin	Sink Pin	Delay (ns)	Slack Arrival (ns) (ns)	Required (ns)	Clock to	Out (ns)	
_	Clock to Output Register to Asynchronous	1 DFN1_LCLK	q	5.251	10,44	2		10	.442
r		Name		Туре	Net			Macro	10
- 1		✓ Summary							
		data required tim	e						
		data arrival time slack							
	This set has no path.		lculation						
	This set has no path.	slack V Data_arrival_time_ca	lculation C_C0_0/CCC_INST/GL1						
	This set has no path.	slack V Data_arrival_time_ca FCCC_C0_0/FCC0							
	This set has no path.	slack V Data arrival_time_ca FCCC_C0_0/FCCC FCCC_C0_0/FCCC	C0_0/CCC_INST/GL1	Clock g	generation				
	This set has no path.	slack Data_arrival_time_ca FCCC_C0_0/FCCC FCCC_C0_0/FCCC FCCC_C0_0/FCCC FCCC_C0_0/FCCC	_C0_0/CCC_INST/GL1 _C0_0/CCC_INST/INST_CCC_I _C0_0/GL1_INST:An	Clock g net	generation	C0_0/FCCC_C0_0	//GL1_net		
	This set has no path.	slack	C0_0/CCC_INST/GL1	Clock g net cell	generation FCCC_		/GL1_net /GL1 INST/U0 YW	ADLIB:GBM	

To change the output port capacitance and view the effect of this change in SmartTime Timing Analyzer, refer to the following example. The figure below shows the delay from DFN1 to output port Q. It shows a delay of 6.603 ns based on the default loading of 5 pF. If your board has output capacitance of 15 pf on Q, you must perform the following steps to update the timing number:

Figure 13-4. I/O Attribute Editor View



Open the I/O Attribute Editor and change the output load to 15 pf.

- 1. Select File > Save.
- 2. Select File > Close.
- 3. Open the SmartTime Timing Analyzer.

You can see that the Clock to Output delay changed to 5.952 ns.

13.3 Importing Source Files – Copying Files Locally


Designer in Libero SoC cannot import files from outside your project without copying them to your local project folder. You may import source files from other locations, but they are always copied to your local folder. Designer in Libero SoC always audits the local file after you import; it does not audit the original file.


When the Project Manager asks you if you want to copy files "locally", it means 'copy the files to your local project folder'. If you do not want to copy the files to your local project folder, you cannot import them. Your local project folder contains files related to your Libero SoC project.

Files copied to your local folders are copied directly into their relevant directory: netlists are copied to the *synthesis* folder; source files are copied to *hdl* folder and constraint files to *constraint* folder, etc. The files are also added to the Libero SoC project; they appear in the Files tab.

13.4 Create Clock Constraint Dialog Box

Use this dialog box to enter a clock constraint setting. It displays a typical clock waveform with its associated clock information. You can enter or modify this information and save the final settings as long as the constraint information is consistent and defines the clock waveform completely. The tool displays errors and warnings if information is missing or incorrect.





To open the Create Clock Constraint dialog box (shown above) from the SmartTime Constraints Editor, choose: Constraints > Clock.

Clock Source

Enables you to choose a pin from your design to use as the clock source. The drop-down list is populated with all explicit clocks. You can also select the Browse button to access all potential clocks. The **Browse** button displays the <u>Select Source Pins for Clock Constraint Dialog Box</u>

Clock Name

Specifies the name of the clock constraint. This field is required for virtual clocks when no clock source is provided.

Period

When you edit the period, the tool automatically updates the frequency value. The period must be a positive real number. Accuracy is up to 3 decimal places.

Frequency

When you edit the frequency, the tool automatically updates the period value. The frequency must be a positive real number. Accuracy is up to 3 decimal places.

Starting Clock Edge Selector

Click the Up or Down arrow to use the rising or falling edge as the starting edge for the created clock.

Offset

Indicates the shift (in nanoseconds) of the first clock edge with respect to instant zero common to all clocks in the design. The offset value must be a positive real number. Accuracy is up to 2 decimal places. Default value is 0.

Duty Cycle

This number specifies the percentage of the overall period that the clock pulse is high. The duty cycle must be a positive real number. Accuracy is up to 4 decimal places. Default value is 50%.

Add this clock to existing one with same source

Check this box if you want to add a new clock constraint on the same source without overwriting the existing clock constraint. The new clock constraint name must be different than the existing name. Otherwise, the new constraint will overwrite the existing one even if you check this box.

Comment

Enables you to save a single line of text that describes the clock constraints purpose.

See Also

Specifying Clock Constraints

13.5 Create Generated Clock Constraint Dialog Box

Use this dialog box to specify generated clock constraint settings. It displays a relationship between the clock source and its reference clock. You can enter or modify this information and save the final settings as long as the constraint information is consistent. The tool displays errors and warnings if the information is missing or incorrect.

To open the Create Generated Clock Constraint dialog box (shown below) from the SmartTime Constraints Editor, choose **Constraints > Generated Clock**.

Create Generated Clock Constraint	7
Reference Pin:	Clock Pin: Clock Conditioning Circuitry FPGA
Generated Clock Name :	
The generated frequency is such that :	
f(dock) = f(reference) *	/ 1
○ The generated clock edges are based on the reference edge	es : Edges (example : 1 3 5)
	Edge Shift (example: 0.0 0.5 1.0)
The generated waveform is the same as 💌 the re	eference waveform.
An External feedback is used to generate the clock.	Phase shift is applied by PLL.
PLL Output:	Phase shift : 0.00 degree
PLL Feedbadk:	
Add this clock to existing one with same source Master Clock:	<u>.</u>
Comment :	

Figure 13-6. Create Generated Clock Constraint

Clock Pin

Enables you to choose a pin from your design to use as a generated clock source. The drop-down list is populated with all unconstrained explicit clocks. You can also select the Browse button to access all potential clocks and pins from the clock network. The Browse button displays the Select Generated Clock Source dialog box.

Reference Pin

Enables you to choose a pin from your design to use as a generated reference pin. You can select the Browse button to access all the available reference pins. The Browse button displays the Select Generated Clock Reference dialog box.

Generated Clock Name

Specifies the name of the Generated clock constraint. This field is required for virtual clocks when no clock source is provided.

Generated Frequency

Specify the values to calculate the generated frequency: a multiplication factor and/or division factor (must be positive integers) is applied to the reference clock to compute the generated clock.

Generated Clock Edges

Frequency of the generated clock can also be specified by selecting the Generated Clock Edges option. Specify the integer values that represent the edges from the source clock that form the edges of the generated clock. Three values must be specified to generate the clock. If you specify less than three, a tool tip indicates an error. The following example shows how to specify the clock edges:

If LSB is the generated clock from CLK clock source, the edge values must be [1 3 5]. If MSB is the generated clock from CLK clock source, the edge values must be [1 5 9].

Edge Shift

Specify a list of three floating point numbers that represents the amount of shift, in library time units, that the specified edges are to undergo to yield the final generated clock waveform. These floating point values can be positive or negative. Positive value indicates a shift later in time, while negative indicates a shift earlier in time.

For example: An edge shift of {1 1 1} on the LSB generated clock, would shift each derived edge by 1 time unit. To create a 200MHz clock from a 100MHz clock, use edge {1 2 3} and edge shift {0 -2.5 -5.0}

Generated Waveform

Specify whether the generated waveform is the same or inverted with respect to the reference waveform. Click **OK**.

Phase

This field is primarily used to report the information captured from the CCC configuration process, and when constraint is auto-generated. Meaningful phase values are: 0, 45, 90, 135, 180, 225, 270, and 315. This field is used to report the information captured from the CCC configuration process, and when the constraint is auto-generated.

PLL Output

This field refers to the CCC GL0/1/2/3 output that is fed back to the PLL (in the CCC). This field is primarily used to report the information captured from the CCC configuration process, and when constraint is auto-generated.

PLL Feedback

This field refers to the manner in which the GL/0/1/2/3 output signal of the CCC is connected to the PLL's FBCLK input. This field is primarily used to report the information captured from the CCC configuration process, and when constraint is auto-generated.

Add Clock to Existing Clock

Specifies that the generated clock constraint is a new clock constraint in addition to the existing one at the same source. The name of the clock constraint should be different from the existing clock constraint. When this option is selected, master clock must be specified.

Master Clock

Specifies the master clock used for the generated clock when multiple clocks fan into the master pin. It can be selected from the drop-down menu. This option is used in conjunction with the add option of the generated clock.

Comment

Enter a single line of text that describes the generated clock constraints purpose.

13.6 Design Hierarchy in the Design Explorer

The Design Hierarchy tab displays a hierarchical representation of the design based on the source files in the project. It also displays elaborated hierarchy constructed by propagating correct values for parameters and generics. The software continuously analyzes the source files and updates the content. The **Design Hierarchy** tab in the following figure shows the structure of the modules and components as they relate to each other along with parameter/generic

Libero SoC[®] v2021.1 References

names and its values on the tool tip for which the module is instantiated. It also displays architecture name for a given entity and Configuration for VHDL modules.

Figure 13-7. Design Hierarchy


Build Hierarchy		🔍 Show: Components 💌 🛨 [= ?
- ///			
work	330_CAM_TOP		-
	WRAPPER (abp_w	ann an sù fsandel	
	330 MIPL IF	rapper.v) [work]	
		zer_hdl (bus_cdc_synchornizer_hdl.v) [work	-
	cam_ar0331_mipi	zei_nan (bas_cac_synchonnizei_nanv) (work	-
		F_IOD_GENERIC_RX_v1.4.105)	
		ipi_PF_CCC_0_PF_CCC (cam_ar0331_mipi_P	PF
		debounce_rst.v) [work]	
		derPF (mipicsi2rxdecoderPF.v) [work]	
		etect (embsync_detect.v) [work]	
		(cdcfifo.v) [work]	
		0:cdcfiforam (cdcfiforam.v) [work]	
	E mipi_csi2_n	xdecoder (mipi_csi2_rxdecoder.v) [work]	
		xel_conversion (byte2pixel_conversion.v) [v	vork]
		0:cdcfifo (cdcfifo.v) [work]	
		elab1:cdcfiforam (cdcfiforam.v) [work]	
		_logic (cdc_fifo_logic.v) [work]	
		_cdc_synchronizer (bus_cdc_synchronizer.v	/) [
B		2port_cam (ram2Port_cam.v) [work]	
	camdata_ddr_write	(camdata_ddr_write.v) [work]	
	camdata_pack (can	ndata_pack.v) [work]	
	elab0:fifocdc (f		
		Icram (fifocdcram.v) [work]	
		ECT (CoreAxi4Interconnect.v) [work] ResetSycnc (ResetSycnc.v) [work]	
		nect_Axi4CrossBar (Axi4CrossBar.v) [work]	
		act_AddressController (AddressController.v	
		onnect_MasterControl (MasterControl.v) [w	
		erconnect_DependenceChecker (Depender	
		4interconnect_MasterAddressDecoder (Ma	
	E- Caxi4int	erconnect_TransactionController (Transact	ion
		4interconnect_BitScan0 (BitScan0.v) [work]	
		onnect_RoundRobinArb (RoundRobinArb.v	
		onnect_TargetMuxController (TargetMuxCo	
Ð		ect_DERR_Slave (DERR_Slave.v) [work]	
		onnect_revision (Revision.v) [work]	
D.	a caxi4interconne	ect_RDataController (RDataController.v) [we	ork]
	E- Cavi4interco	onnect_ReadDataController (ReadDataCont	roll

Libero SoC[®] v2021.1 References

A module can have multiple elaborations depending on the different parameters/generics used in the instantiation of the module and all of these elaborated modules will be shown in the Design Hierarchy. The parameterized instantiated module will be shown as

elab<num>:<modulename>

Figure 13-8. Design Hierarchy with Elaborated Modules (Verilog)



Modules are instantiated with their actual names in the SmartDesign. If a module with elaborated name in the Design Hierarchy has to be instantiated in the SmartDesign, an instance of the original module is created in the SmartDesign. The following figure shows the design hierarchy with elaborated modules.



Figure 13-9. Design Hierarchy with Elaborated Modules (VHDL)

Modules which are not part of the elaboration will be shown in the complete hierarchy but they remain grayed out. When you create a core from a module, all the elaborated modules of that module will be shown as HDL+ core modules. You can get the parameter value of an elaborated module by selecting **Show Module parameters** on the right click menu of the elaborated module.

Note: A tool tip on each module shows all the parameters with their values for the instantiated module.

Note: Synthesis output will be the same for different elaborations of the same module i.e. **elab0:module1** and **elab1:module1** will have the same synthesis output. When one of the elaborated modules is set as root, all the elaborations will be highlighted in the Design Hierarchy as shown in the below figure.




Figure 13-10. Design Hierarchy when an Elaborated Module is Set as root

You can change the display mode of the Design Hierarchy by selecting **Components** or **Modules** from the **Show** drop-down list. The components view displays the entire design hierarchy; the modules view displays only schematic and HDL modules.

You can build the Design Hierarchy and Simulation Hierarchy by clicking the Build Hierarchy button. A yellow icon

Build Hierarchy

stimuli invalidates the Design Hierarchy/Stimulus Hierarchy. Click the **Build Hierarchy** button to rebuild the Design Hierarchy.

The file name (the file that defines the block) appears next to the block name in parentheses. To view the location of a component, right-click and choose **Properties**. The Properties dialog box displays the path name, created date, and last modified date. All integrated source editors are linked with the SoC software. If a source is modified and the modification changes the hierarchy of the design, the Build Hierarchy automatically updates to reflect the change. If you want to update the Design Hierarchy, from the **View** menu, choose **Refresh Design Hierarchy.** To open a component:

Double-click a component in the Design Hierarchy to open it. Depending on the block type and design state, several possible options are available from the right-click menu. You can instantiate a component from the Design Hierarchy

to the SmartDesign Canvas. See the <u>SmartDesign User Guide</u> for more information. Icons in the Hierarchy indicate the type of component and the state, as shown in the table below.

Icon	Description
SD	SmartDesign component
6 20	SmartDesign component with HDL netlist not generated
IP	IP core was instantiated into SmartDesign but the HDL netlist has not been generated
5	Core
	Error during core validation
<u>-1</u>	Updated core available for download
a .	HDL netlist
8	Shows ungenerated components
?	Shows unknown modules
∎	Expands all the files and folders in the Design Hierarchy
	Collapses all the files and folders in the Design Hierarchy
	Finds the files in the Design Hierarchy

Table 13-1. Design Hierarchy Icons

Linked Files with Relative Path in Design Hierarchy with Environment Variable

The following figure shows linked files that have a relative path in the design hierarchy with the Environment variable. Linked files that are in a drive different to the drive specified in Environment variable path are shown as absolute files in Windows.

Figure 13-11. Linked Files with Relative Path in Design Hierarchy with Environment Variable

Design Hierarchy		₽×	
Top Module(root): test			
Build Hierarchy	🔍 Show: Components 💌 🛨 🖃 📍	8	
🕀 🎒 work		-	
test_hdl_plus1 (hdl_plus.v) [work]	1		
sd2(RTL) (sd2.vhd) [work]			
Sd2 (abc.v) [work]			
hdl\hdl_plus.v [work]			Imported File Linked file in different drive
S{MSCC_ROOT_1}\abc.v [wo	(k)		inked Files relative to
S{MSCC_ROOT_1}\test.v [wo	rk]		ENV Variable

Properties of file in Design Hierarchy show Relative Path and Relative Path root directory.

Figure 13-12. Properties of a Module in Design Hierarchy Representing Relative Path and Relative Path Root Directory of Module File

. .	Properties			x
File Path:	E:\Share\abc.v			
Relative Path: \${MSCC_ROOT_1}\abc.v				
Relative Path Root Directory:		E:\Share\		
Created:	Created: Tue Aug 20 21:39:00 2019			
Last Modified: Mon Feb 24 22:54:47 2014				
		ОК		

13.7 Digest File

Users can verify which bitstream file was programmed onto their devices by running the VERIFY or VERIFY_DIGEST actions on each device that was programmed. This is a costly and time-consuming process. To speed up the verification process, digests are printed during bitstream generation and bitstream programming.

These digests can be compared to verify that all of the devices were programmed with the correct bitstream file. The bitstream file is divided into three major component sections: FPGA fabric, eNVM, and Security. A valid bitstream will contain a combination of any of the three primary bitstream components.

Use Case

When a customer creates a design in Libero and then exports the STAPL file (for FlashPro) or programming job (for FlashPro Express), the digest of each of the primary components is printed in the Libero log window and saved in a digest file under the export folder. The digest file is a text file containing the bitstream component name with its corresponding digest. The name of the digest file will match the name of the STAPL/programming job exported, and will be appended with a ".digest" extension.

The customer then sends the STAPL/programming job to a production programming house. Now, when the devices are programmed, the digest of each of the primary components is printed in the log window. The production programming house saves the log files and sends the devices along with log files back to the customer. The customer can then verify that the correct design was programmed on the device by matching the digests in the log file with that in the *.digest file under the Libero export folder.

Example Using STAPL File

If a STAPL file is exported, the digests will be printed in the log window, as shown in the example below.

Libero log:

```
Opened 'D:/flashpro_files/m2s005_digest1/designer/a1_MSS/a1_MSS_fp/a1_MSS.pro' The
'open_project' command succeeded.
PDB file
'D:\flashpro_files\m2s005_digest1\designer\a1_MSS\4a8552f8-57ee-4baa-97ee-
2baa57ee2baa.pdb' has
been loaded successfully.
DESIGN : a1_MSS; CHECKSUM : DE15; PDB_VERSION : 1.9
The load successfully command succeeded. Successfully compared STAPL files.
```

'D:\flashpro_files\m2s005_digest1\designer\a1_MSS\export\a1_MSS.stp'; file programs Fabric

and eNVM.

Fabric component digest: 276fbefb0a18cc0de1d45efc84589745ee02fc2adbcc1259fbeb674094754014 eNVM component digest: 6b2c2353e25c5982643c32640ac16c581874c8950300135622c126ee22d8b1de

Finished: Thu Jan 22 12:37:32 2015 (Elapsed time 00:00:06) The 'export_single_stapl' command succeeded.

The 'set programming file' command succeeded. Project saved.

The 'save project' command succeeded. Project closed.

The export folder will contain the exported STAPL file along with digest file. In this example, there will be two files, "a1_MSS.stp" and "a1_MSS_stp.digest". The content of the a1_MSS_stp.digest file is shown below:

Fabric component digest: 276fbefb0a18cc0de1d45efc84589745ee02fc2adbcc1259fbeb674094754014 eNVM component digest: 6b2c2353e25c5982643c32640ac16c581874c8950300135622c126ee22d8b1de

When the device is programmed in the production programming house by loading the STAPL file in FlashPro, the log will be as follows:

programmer '73207' : Scan Chain...

Warning: programmer '73207' : Vpump has been selected on programmer AND an externally provided Vpump has also been detected. Using externally provided Vpump voltage source.

programmer '73207' : Check Chain...

programmer '73207' : Scan and Check Chain PASSED.

programmer '73207' : device 'M2S/M2GL005(S)' : Executing action PROGRAM programmer '73207' : device 'M2S/M2GL005(S)' : Family: SmartFusion2 programmer '73207' : device 'M2S/M2GL005(S)' : Product: M2S005

programmer '73207' : device 'M2S/M2GL005(S)' : EXPORT ISC_ENABLE_RESULT[32] = 007c6b44
programmer '73207' : device 'M2S/M2GL005(S)' : EXPORT CRCERR: [1] = 0

programmer '73207' : device 'M2S/M2GL005(S)' : EXPORT EDCERR: [1] = 0

programmer '73207' : device 'M2S/M2GL005(S)' : TEMPGRADE: ROOM programmer '73207' : device 'M2S/M2GL005(S)' : EXPORT VPPRANGE: [3] = 2

programmer '73207' : device 'M2S/M2GL005(S)' : VPPRANGE: HIGH

programmer '73207' : device 'M2S/M2GL005(S)' : EXPORT TEMP: [8] = 6b programmer '73207' : device 'M2S/M2GL005(S)' : EXPORT VPP: [8] = 7c

programmer '73207' : device 'M2S/M2GL005(S)' : Programming FPGA Array and eNVM...

programmer '73207' : device 'M2S/M2GL005(S)' : EXPORT Fabric component digest[256] =
276fbefb0al8cc0deld45efc84589745ee02fc2adbcc1259fbeb674094754014
programmer '73207' : device 'M2S/M2GL005(S)' : EXPORT eNVM component digest[256] =
6b2c2353e25c5982643c32640ac16c581874c8950300135622c126ee22d8b1de

programmer '73207' : device 'M2S/M2GL005(S)' :

programmer '73207' : device 'M2S/M2GL005(S)' : EXPORT DSN[128] =

c6e99c2d1a992f13cf8231c4be847acb

programmer '73207' : device 'M2S/M2GL005(S)' :

programmer '73207' : device 'M2S/M2GL005(S)' : Finished: Thu Jan 22 17:57:37 2015

(Elapsed time 00:00:19)
programmer '73207' : device 'M2S/M2GL005(S)' : Executing action PROGRAM PASSED.
programmer '73207' : Chain programming PASSED.
Chain Programming Finished: Thu Jan 22 17:57:37 2015 (Elapsed time 00:00:19) o - o - o
- o - o - o

The log file is saved and sent back to the customer, who can verify that the device was programmed with the correct design by comparing the digests in the log file to the contents of the a1_MSS_stp.digest file.

Example Using Programming Job

If a programming job is exported, the digests will be printed in the log window, as shown in the example below.

Libero log:

Software Version: 11.5.1.5 Opened 'D:/flashpro_files/m2s005_digest1/designer/a1_MSS/a1_MSS_fp/a1_MSS.pro' The 'open_project' command succeeded. PDB file

'D:\flashpro_files\m2s005_digest1\designer\a1_MSS\83ce6816-1e56-496b-9e56d96b1e56d96b.pdb' has

been loaded successfully.

DESIGN : a1 MSS; CHECKSUM : DE15; PDB VERSION : 1.9

The 'load programming data' command succeeded. Successfully exported STAPL file:

'D:\flashpro_files\m2s005_digest1\designer\a1_MSS\export\a1_MSS_M2S005.stp'; file
programs

Fabric and eNVM.

Fabric component digest: 276fbefb0a18cc0de1d45efc84589745ee02fc2adbcc1259fbeb674094754014 eNVM component digest: 6b2c2353e25c5982643c32640ac16c581874c8950300135622c126ee22d8b1de

Finished: Wed Jan 28 16:48:56 2015 (Elapsed time 00:00:06) The 'export_single_stapl' command succeeded.

The 'set programming file' command succeeded. Project saved.

The 'save project' command succeeded. Project closed.

The export folder will contain the exported programming job along with digest file. In this example, there will be two files, "a1_MSS.job" and "a1_MSS_job.digest". The content of the a1_MSS_job.digest file is shown below:

Fabric component digest: 276fbefb0a18cc0de1d45efc84589745ee02fc2adbcc1259fbeb674094754014 eNVM component digest: 6b2c2353e25c5982643c32640ac16c581874c8950300135622c126ee22d8b1de

When the device is programmed in the production programming house by loading the programming job in FlashPro Express, the log will be as follows:

programmer '73207' : Scan Chain...

Warning: programmer '73207' : Vpump has been selected on programmer AND an externally provided Vpump has also been detected. Using externally provided Vpump voltage source.

programmer '73207' : Check Chain...

programmer '73207' : Scan and Check Chain PASSED.

programmer '73207' : device 'M2S/M2GL005(S)' : Executing action PROGRAM programmer '73207' : device 'M2S/M2GL005(S)' : Family: SmartFusion2 programmer '73207' : device 'M2S/M2GL005(S)' : Product: M2S005

Libero SoC[®] v2021.1 References

```
programmer '73207' : device 'M2S/M2GL005(S)' : EXPORT ISC ENABLE RESULT[32] = 007c6b44
programmer '73207' : device 'M2S/M2GL005(S)' : EXPORT CRCERR: [1] = 0
programmer '73207' : device 'M2S/M2GL005(S)' : EXPORT EDCERR: [1] = 0
programmer '73207' : device 'M2S/M2GL005(S)' : TEMPGRADE: ROOM programmer '73207' :
device 'M2S/M2GL005(S)' : EXPORT VPPRANGE: [3] = 2
programmer '73207' : device 'M2S/M2GL005(S)' : VPPRANGE: HIGH programmer '73207' :
device 'M2S/M2GL005(S)' : EXPORT TEMP: [8] = 6b programmer '73207' : device 'M2S/
M2GL005(S)' : EXPORT VPP: [8] = 7c
programmer '73207' : device 'M2S/M2GL005(S)' : Programming FPGA Array and eNVM...
programmer '73207' : device 'M2S/M2GL005(S)' : EXPORT Fabric component digest[256] =
276fbefb0a18cc0de1d45efc84589745ee02fc2adbcc1259fbeb674094754014
programmer '73207' : device 'M2S/M2GL005(S)' : EXPORT eNVM component digest[256] =
6b2c2353e25c5982643c32640ac16c581874c8950300135622c126ee22d8b1de
programmer '73207' : device 'M2S/M2GL005(S)' :
programmer '73207' : device 'M2S/M2GL005(S)' : EXPORT DSN[128] =
c6e99c2d1a992f13cf8231c4be847acb
programmer '73207' : device 'M2S/M2GL005(S)' :
_____
programmer '73207' : device 'M2S/M2GL005(S)' : Finished: Thu Jan 22 17:57:37 2015
(Elapsed time 00:00:19)
programmer '73207' : device 'M2S/M2GL005(S)' : Executing action PROGRAM PASSED.
programmer '73207' : Chain programming PASSED.
Chain Programming Finished: Thu Jan 22 17:57:37 2015 (Elapsed time 00:00:19) o - o - o
- 0 - 0 - 0
```

The log file is saved and sent back to the customer, who can verify that the device was programmed with the correct design by comparing the digests in the log file above to the contents of the a1_MSS_job.digest file.

Note:

Digest printed during programming (same as in *.digest file) is bitstream payload digest. It is meant for device to confirm that it receives the correct bitstream payload.

Digest exported from DEVICE_INFO is the digest of the actual memory content. It does not have other metadata that is included in the encrypted bitstream payload, so it will be different than one generated during programming.

13.8 See Also

Export Bitstream - SmartFusion2, IGLOO2, and RTG4 Only

13.9 Editable Constraints Grid

The Constraints Editor enables you to add, edit, and delete.

Figure 13-13. Constraints Editor

File Constraints Tools Edit	Help									- 14
ii 💁 🎦 🐜 🦥 🌬 ¥a	2 2	> 28 2	». 19 Gr 1	L.						
istraints Editor										
Constraints		Syntax	Clock Name	Clock Source	Period (ns)	Frequency (MHz)	Dutycycle (%)	First Edge	Offset (ns)	Waveform
Clock Generated Clock	1	Click within	this row to add a co	onstraint						
Input Delay										
Output Delay										
External Check										
Clock To Out										
Exceptions										
Max Delay										
Min Delay										
Multicycle										
False Path										
Advanced										
Disable Timing										
Clock Source Late										
Clock Uncertainity v		<								

To add a new constraint:

- 1. Select a constraint type from the constraint browser.
- 2. Enter the constraint values in the first row and click the green check mark to apply your changes. To cancel the changes press the red cancel mark.
- 3. The new constraint is added to the Constraint List. The green syntax flag indicates that the constraint was successfully checked.

To edit a constraint:

- 1. Select a constraint type from the constraint browser.
- 2. Select the constraint, edit the values and click the green check mark to apply your changes. To cancel the changes press the red cancel mark. The green syntax flag indicates that the constraint was successfully checked.

To delete a constraint:

- 1. Select a constraint type from the constraint browser.
- 2. Right-click the constraint you want to delete and choose Delete Constraint.

13.10 extended_run_lib

Note: This is not a Tcl command; it is a shell script that can be run from the command line.

```
$ACTEL_SW_DIR/bin/libero script:$ACTEL_SW_DIR/scripts/extended_run_lib.tcl
logfile:extended_run.log "script_args:-root path/designer/module_name [-n numPasses]
[- starting_seed_index numIndex] [-compare_criteria value] [-c clockName] [-analysis
value] [- slack_criteria value] [-stop_on_success] [-timing_driven|-standard] [-
power_driven value] [-placer_high_effort value]"
```

The extended_run_lib Tcl script enables you to run the multiple pass layout in batch mode from a command line.

Note: There is no option to save the design files from all the passes. Only the (Timing or Power) result reports from all the passes are saved.

Arguments

-root path/designer/module_name

The path to the root module located under the designer directory of the Libero project.

[-n numPasses]

Sets the number of passes to run. The default number of passes is 5.

[-starting seed index *numIndex*]

Indicates the specific index into the array of random seeds which is to be the starting point for the passes. Value may range from 1 to 100. If not specified, the default behavior is to continue from the last seed index that was used.

[-compare_criteria value]

Sets the criteria for comparing results between passes. The default value is set to frequency when the –c option is given or timing constraints are absent. Otherwise, the default value is set to violations.

Value	Description
frequency	Use clock frequency as criteria for comparing the results between passes. This option can be used in conjunction with the -c option (described below).
violations	Use timing violations as criteria for comparing the results between passes. This option can be used in conjunction with the -analysis, -slack_criteria and - stop_on_success options (described below).
power	Use total power as criteria for comparing the results between passes, where lowest total power is the goal.

[-c clockName]

Applies only when the clock frequency comparison criteria is used. Specifies the particular clock that is to be examined. If no clock is specified, then the slowest clock frequency in the design in a given pass is used. The clock name should match with one of the Clock Domains in the Summary section of the Timing report.

[-analysis value]

Applies only when the timing violations comparison criteria is used. Specifies the type of timing violations (the slack) to examine. The following table shows the acceptable values for this argument:

Value	Description			
max	Examines timing violations (slack) obtained from maximum delay analysis. This is the default.			
min	Examines timing violations (slack) obtained from minimum delay analysis.			

[-slack_criteria value]

Applies only when the timing violations comparison criteria is used. Specifies how to evaluate the timing violations (slack). The type of timing violations (slack) is determined by the -analysis option. The following table shows the acceptable values for this argument:

Value	Description		
worst Sets the timing violations criteria to Worst slack. For each pass obtains the more negative slack (or least amount of positive slack if all constraints are met) from violations report. The largest value out of all passes will determine the best pass default.			
Value	Description		
tns	Sets the timing violations criteria to Total Negative Slack (tns). For each pass it obtains the sum of negative slack values from the first 100 paths from the timing violations report. The largest value out of all passes determines the best pass. If no negative slacks exist for a		

pass, then the worst slack is used to evaluate that pass.

[-stop_on_success]

Applies only when the timing violations comparison criteria is used. The type of timing violations (slack) is determined by the -analysis option. Stops running the remaining passes if all timing constraints have been met (when there are no negative slacks reported in the timing violations report).

[-timing_driven|-standard]

Sets layout mode to timing driven or standard (non-timing driven). The default is -timing_driven or the mode used in the previous layout command.

[-power driven value]

Enables or disables power-driven layout. The default is off or the mode used in the previous layout command. The following table shows the acceptable values for this argument:

Value	Description
off	Does not run power-driven layout.
on	Enables power-driven layout.

[-placer high effort value]

Sets placer effort level. The default is off or the mode used in the previous layout command. The following table shows the acceptable values for this argument:

Value	Description
off	Runs layout in regular effort.
on	Activates high effort layout mode.

Return

A non-zero value will be returned on error.

Supported Families

SmartFusion2, IGLOO2, RTG4

Exceptions

None

See Also

Place and Route - SmartFusion2, IGLOO2, RTG4 Multiple Pass Layout - SmartFusion2, IGLOO2, RTG4

13.11 Files Tab and File Types

The Files tab displays all the files associated with your project, listed in the directories in which they appear.

Right-clicking a file in the Files tab provides a menu of available options specific to the file type. You can delete files from the project and the disk by selecting **Delete** from the right-click menu. You can instantiate a component by dragging the component to a SmartDesign Canvas or by selecting **Instantiate in SmartDesign** from the right-click menu.

You can configure a component by double-clicking the component or by selecting **Open Component** from the right-click menu.

File Types

When you create a new project in the Libero SoC it automatically creates new directories and project files. Your project directory contains all of your 'local' project files. If you import files from outside your current project, the files

must be <u>copied into your local project folder</u> (The Project Manager allows you to manage your files as you import them.)

Depending on your project preferences and the version of Libero SoC you installed, the software creates directories for your project. The top level directory (<project_name>) contains your PRJ file; only one PRJ file is enabled for each Libero SoC project.

component directory - Stores your SmartDesign components (SDB and CXF files) for your Libero SoC project.

constraint directory - All your constraint files (SDC, PDC)

designer directory - *_ba.sdf, *_ba.v(hd), STP, PRB (for Silicon Explorer), TCL (used to run designer), designer.log (logfile)

hdl directory - all hdl sources. *.vhd if VHDL, *.v and *.h if Verilog, *.sv if SystemVerilog

simulation directory - meminit.dat, modelsim.ini files

smartgen directory - GEN files and LOG files from generated cores

stimulus directory - BTIM and VHD stimulus files

synthesis directory - *.edn, *_syn.prj (Synplify log file), *.srr (Synplify logfile), *.tcl (used to run synthesis) and many other files generated by the tools (not managed by Libero SoC)

tooldata directory - includes the log file for your project with device details.

13.12 Importing Files

Anything that describes your design, or is needed to program the device, is a project source. These may include schematics, HDL files, simulation files, testbenches, etc. Import these source files.

To import a file:

- 1. From the File menu, choose Import Files.
- 2. In **Files of type**, choose the file type.
- 3. In Look in, navigate to the drive/folder where the file is located.
- 4. Select the file to import and click **Open**.

Note: You cannot import a Verilog File into a VHDL project and vice versa.

Table 13-2. File Types for Import

File Type	File Extension
Behavioral and Structural VHDL; VHDL Package	*.vhd, *.vhdl
Design Block Core	*.gen
Verilog Include	*.h
Behavioral and Structural Verilog	*.V, *.SV
Netlist Verilog	*.vm
Stimulus	*.vhd, * .vhdl, *.v, *.sv
EDIF Netlist	*.edn
Memory file	*.mem
Components (Designer Blocks, Synplify DSP)	*.cxf

13.13 Layout Error Message: layoutg4DesignHard

This design is very difficult to place, and high-effort techniques were required to make it fit. This may lead to increased layout runtime and diminished timing performance.

This message typically appears in designs with high utilization — a very full design, or a design with region constraints which are, themselves, very full. It can also occur in designs with moderate utilization but with numerous, long carry chains.

No immediate action is required on the user's part. However, if this notice is observed during Layout, the resultant performance of the design and the runtime of the Layout tools may not be optimal, and there is a strong possibility that reducing the size of the design, or relaxing region and floorplanning constraints, will help to improve timing closure and runtime.

13.14 Layout Error Message: layoutg4NoValidPlacement

This is a generic error produced by the placer when it is unable to place a design. The most common cause for this failure is that the placer was unable to find a solution which could fit the design into the chip, either because the design is close to maximum utilization, or logic cannot be fit into user-defined region constraints.

If Libero is unable to find a legal placement, a list of unplaced cells will be provided in the log. The cells in this list may not be the cause of the placement problem; it is quite possible that some other constrained block of logic which was placed first and now prohibits further placement. However, starting with the unplaced cell list is the easiest and most likely course:

The simplest potential solution is to remove all placement constraints of the unplaced cells, and re-run Place & Route.

However, the cells in this list may not be the cause of the placement problem; it is quite possible that some other constrained block of logic which was placed first and now prohibits further placement. If removing the placement constraints on the unplaced cells does not succeed:

- Remove all region constraints and re-run Place & Route. Some designers make it a practice to put all their region constraints in a single, separate PDC file; in which case they need only disable that file.
 - If this Place & Route re-run still fails, there may be wider issues with the design's size and complexity that cannot be addressed by changes to P&R options.
 - If the unconstrained Place & Route re-run succeeds, then the user should add back constraints a few regions at a time in order of "simplicity". Usually, big regions with lots of free space are "simpler" for the placer, whereas tall/narrow regions with high utilization are "harder". Re-run Place & Route with each constraint restoration and repeat the process until the failing region(s) is identified. Depending on requirements, the failing region may be handled by removing or changing its constraints, or revising its design to use less resources.

The user may also re-run the Placer in <u>high-effort mode</u>. Applying high-effort mode to a design which is very full can incur additional runtime and may produce a placement solution which may not meet tight timing constraints, owing to the fact that the placer will aggressively attempt to fit the design. In practice, customers are encouraged to apply the previous suggestions first; and utilize high-effort mode only when other approaches have been exhausted.

13.15 list_clock_groups

This Tcl command lists all existing clock groups in the design.

list_clock_groups

Arguments

None

Supported Families SmartFusion2 IGLOO2 RTG4 Example list_clock_groups

Opening a project

To open a project:

- 1. From the File menu, choose Open Project.
- 2. Select the project file ending in .prjx or .prj to open.
- 3. Click Open

Note: If opening a project that was created using relative path for linked files, deleting the environment variable before opening the project generates the following error message if the environment variable does not exist or the path set in environment variable is empty and aborts opening the project.

	Error
6	The Envronment variable MSC_ROOT_L'specified for the root directory path for inked files in the project you are trying to open is not defined/set in your environment. Hease nake sure to set the appropriate root directory path in this Environment variable before you open Libero. Too will need to exit Libero and open a new session for any changes you made to the directory path set in the tryinomment variable to reflect here and allow you to open the project.
	OK

This error message appears if the Environment variable <env_variable_name> specified for the root directory path for linked files in the project you are trying to open is not defined/set in your environment. Please make sure to set the appropriate root directory path in this Environment variable before you open Libero. You will need to exit Libero and open a new session for any changes you made to the directory path set in the Environment variable to reflect here and allow you to open the project.

13.16 Project Manager – Catalog – Cores

This Catalog in Project Manager enables you to download cores from a web repository into a Vault.

A Vault is a local directory (either local to your machine or on the local network) that contains cores downloaded from one or more repositories. A repository is a location on the web that contains cores that can be included in your design.

The Catalog displays all the cores in your Vault.

Figure 13-14. Project Manager - Catalog

Datalog	5 ×								
	🔍 🔻 🔽 Simulation Mode 🛛 🚳 🔻								
Name	/ Version								
Arithmetic									
Bus Interfaces									
🖽 Clock & Management									
H DSP									
1 I/O									
🗄 Macro Library									
Memory & Controllers									
- 🗢 CoreAHBLSRAM	2.2.104								
- 🖙 CoreAPBLSRAM	3.0.101								
CoreEDAC	2.10.104								
CoreFIFO	2.7.105								
S CoreMemCtrl	2.1.115								
🗫 CoreQDR	3.3.125								
CoreSDR_AH8	4.3.100								
🐲 CoreSDR_AXI	2.0.116								
- DDR Memory Controller	1.1.301								
DDR Memory Controller	1.1.301								
- Dual-Port Large SRAM	1.0.101								
Micro SRAM	1.0.101								
- Two-Port Large SRAM	1.0.101								
Peripherals									
Processors									
B SC/Tamper									
B Solutions-FIL-HSP-IP									
B Solutions-MotorControl									
Solutions-Video									
Solutions-WiredComms Tamper									
No core selected									
New cores are availab	Download them now!								

Use the Filter to find any string in the core name or core description. By default, the filter contains a beginning and ending *. For example, if you type **controller**, the case-insensitive search matches all cores with controller in the core name or core description.

The colored icons indicate the license status. Blank means the core is not license-protected in any way. Colored icons mean the core is license-protected, with the following meanings:

- Green Key Fully licensed; supports the entire design flow.
- Yellow Key Limited or evaluation license only. Precompiled simulation libraries are provided to enable the core to be instantiated and simulated within the Microchip Libero SoC Using the Evaluation version of the core it is possible to create and simulate the complete design in which the core is being included. The design is not synthesizable (RTL code is not provided). No license feature in the license.dat file is needed to run the core in evaluation mode. You can purchase a license to generate an obfuscated or RTL netlist.
- Yellow Key with Red Circle License is protected; you are not licensed to use this core.

Stop Downloads - Interrupts the download for any cores being added to your Vault.

13.17 **Project Settings Dialog Box**

The Project Settings dialog box allows you to modify your Device, HDL, and Design Flow settings and your Simulation Options. In Libero SoC, from the Project menu, click **Project Settings**.

The following figure shows an example of the Project Settings dialog box.

Figure 13-15. Project Settings Dialog Box

Currently selected device	N M29005-1P	G484						
-Part film	Part film							
	Family Boar Fusiend Y Dec M				skages All	*		
Speed: al		- Core volta	Sc. 1va	-	Range: All	-		
						set files		
						thes mine's		
Search parts								
Part Number /	4.11	DFF	there if Ox	useam is	LSRAM 18K	Math (18:18)	Pills and CCCs	Chip Global *
5425005-1F6454	5050	6060	209	11	10	11	1	8
M25005-1FG434I M25005-1TQ144	6068 L0C8	6060	209	11	10	11	2	8
M25005-110244	6060	6060	54	11	10	11		8
AD\$206-1VF356	6060	6060	161	11	10	11	2	8
6425006-1VF2568	6060	6060	161	11	10	11	2	0
A425005-1VF400	6060	6060	171	11	10	11	2	8
A425005-1VF408	6060	6060	171	11	10	11	2	8
M25006-FG434 M25005-FG454	5058	6060	239 239		10	11	2	8
M25005e-1F5494	6060	6060	209		10	11	2	-
M250055-1FI6464	6060	6060	209	11	10	11	2	8
M250065-1F6184T2	6060	6060	209	11	10	11	2	8
M050058-170544	6060	6060	54	11	10	11	2	8
M250063-1TQ144	6068	6060	64	11	10	11	2	0
A250065-1TQ164T2 A250065-1VF296	6060 6060	6060	04 161	11	10	11	2	8
M250065-1VF256	6060	6060	161	11	10	11	ž	8
M250056-1VF25612	5050	6060	161	11	10	11	2	1
M250065-1VE480	6060	6060	171	11	10	11	2	8
A4250053-1VF4001	6060	6060	171	11	10	11	2	8
M280066-1VF40012	6090	ACHO	171		10	11	2	8
M25065-FG454 M25065-FG454	6060 6060	6060	209	11	10	11	5	1
M25005-T0144	6060	6060	84	11	10	11	2	8
M250055-TD148	6068	6060	84	11	10	11	2	8
M250066-WF256	6068	6060	161	11	10	11	2	8
6/25005VF2581	6068	6060	16.7		10		z	8
M252055-VF400 M252056-VF400	5050	6060	171	11	10	11	2	8
M25005-TQ144	5060	6060	84	11	10	11	2	8
M25005-TQ144	5050	6060	04	11	10	11	2	8
M25008-WF256	6060	6060	161	11	10	11	3	1
M25005-VF2568	6068	6060	161	11	10	11	2	8
M25005-VF400	6060	6060	171	11	10	11	2	8
A25005-VF400	12054	6060 12004	171	11	10	11	2	1 -1
14	17084	1.1254	200	22	21	17	1	<u>ن</u> ،
1								

Device Selection

Sets the device Family, Die, and Package for your project. For a detailed description of the options, see the New Project Creation Wizard - Device Selection topic.

Device Settings

Default I/O Technology

Sets all your I/Os to a default value. You can change the values for individual I/Os in the I/O Attributes Editor.

Enable Single Event Transient mitigation (RTG4 only)

Controls the mitigation of Single Event Transient (SET) in the FPGA fabric. When this box is checked, SET filters are turned on globally (including URAM, LSRAM, MACC, I/O FF, Regular FF, DDR_IN, DDR_OUT) to help mitigate radiation-induced transients. By default, this box is unchecked.

PLL Supply Voltage (V) (SmartFusion2, IGLOO2 only)

Sets the voltage for the power supply that you plan to connect to all the PLLs in your design, such as MDDR, FDDR, SERDES, and FCCC. Select either 2.5V or 3.3V.

Note: This voltage setting must match the PLL analog supply voltage on the board to ensure that the PLL works properly.

VDD Supply Ramp Time (SmartFusion2 and IGLOO2 only)

The power-on reset circuitry in the SmartFusion2 and IGLOO2 devices requires the VDD and VPP power supplies to ramp monotonically from 0 V to the minimum recommended operating voltage within a predefined time. Select one of four values for the predefined time: 50 us, 1 ms, 10 ms, and 100 ms.

System controller suspended mode - When enabled (usually for safety-critical applications), the System Controller is held in a reset state after the completion of device initialization. This state protects the device from unintended device programming or zeroization of the device due to SEUs (Single Event Upsets). In this mode, the

System Controller cannot provide any system services such as Flash*Freeze service, cryptographic services, or programming services.

Design Flow

See Project Settings: Design Flow for more information.

Analysis Operating Conditions (For SmartFusion2, IGLOO2, RTG4)

Sets the Operating Temperature Range, the Core Voltage Range, and Default I/O Voltage Range from the picklist's provided. Typical values are COM/IND/MIL; but others are sometimes defined. Once the "Range" value is set, the Minimum/Typical/Maximum values for the selected range are displayed.

Radiation (krad)

For RTG4 only, enter the radiation value (in krads) for your device. Valid range is from 0 to 300. These settings are propagated to Verify Timing, Verify Power, and Backannotated Netlist for you to perform Timing/Power Analysis.

Simulation Options and Simulation Libraries

Sets your simulation options. See the Project Settings: Simulation Options topic for more information.

13.18 Project Settings: Design Flow

To access the Design flow page, from the Project menu choose Project Settings and click the Design flow tab.

Figure 13-16. Project Settings Dialog Box – Design Flow Tab

vice selection							
vice settings	HDL source files language options	Save					
sign flow ysis operating conditi	Libero SoC supports mixed-HDL language designs; you can import Verilog and VHDL in the same project. For Verilog files you can enable the System Verilog syntax option if your Verilog files contain System Verilog constructs. For VHDL files, you may choose between VHDL-2008 and VHDL-93.						
ulation options DO file Waveforms Vsim commands	SystemVerilog defines the notion of "compilation unit." When enabling the Multi-File Compilation Unit (MFCU) option, all files are compiled in the same compilation unit, and macros defined in one file will be seen by other files compiled later based on the file order. When disabling that option, each file is compiled as a separate compilation unit.						
Timescale	Verlog						
ulation libraries SmartFusion2 neral Settings	C Verlog 2001 C System Verlog Verlog Verlog Verlog Verlog System Verlog						
bal Include Paths	THDL-						
	© VHDL-2008 C VHDL-93						
	HDL generated files language options						
	HDL files generated by Libero SoC such as configured cores, SmartDesign components and post-layout gate level netlists use the preferred language option.						
	C VHDL						
	Block flow	7					
	Block flow enables you to publish a reusable component that can be instantiated into another design. A block component may not contain I/O cells and cannot be programmed by itself. It could include timing constraints, physical constraints, placement or routing.						
	Enable block creation						
	Root shift32						
	✓ Enable synthesis						
	Enable FPGA Hardware Breakpoint Auto Instantiation						
	Synthesis gate level netlist format						
	✓ Verlog netist C EDIF netist						
	Design methodology						
	Use standalone initialization for MDDR/FDDR/SERDES peripherals						
	✓ Instantiate SystemBuilder/MSS component in a SmartDesign on creation						
	Design Separation	1					
	Enable Design Separation Methodology						
	Reports	7					
	Maximum number of high fanout nets to be displayed: 10						
	Abort flow if errors are found in Physical Design Constraints (PDC)						
	 Abort flow if errors are found in Timing Constraints (SDC) 						

HDL Source Files Language Options

Libero SoC supports mixed-HDL language designs. You can import Verilog and VHDL in the same project.

Sets your HDL to VHDL or Verilog. For VHDL, you can choose VHDL-2008 or VHDL-93. For Verilog, you can choose System Verilog (if your Verilog files contain System Verilog constructs) or Verilog 2001.

SystemVerilog defines the notion of "compilation unit." When enabling the Multi-File Compilation Unit (MFCU) option, all files are compiled in the same compilation unit, and macros defined in one file will be seen by other files compiled later based on the file order. When disabling that option, each file is compiled as a separate compilation unit.

When a New Project is created, **Multi-File Compilation Unit** option is enabled by default. This option will be disabled/greyed out, if **Verilog-2001** option is selected.

Notes: Libero SoC supports the following Verilog and VHDL IEEE standards for Modelsim and SynplifyPro:

- Verilog 2005 (IEEE Standard1364-2005)
- Verilog 2001 (IEEE Standard1364-2001)
- Verilog 1995 (IEEE Standard1364-1995)
- SystemVerilog 2012 (IEEE Standard 1800-2012)
- VHDL-2008 (IEEE Standard 1076-2008)
- VHDL-93 (IEEE Standard 1076-1993)

Project Settings: General Settings

To access the General Settings page from the Project menu, choose **Project Settings** and click the General Settings tab.

Figure 13-17. Project Settings Dialog Box – General Settings Tab

O Project settings		
Device selection Device settings Device settings Device notion options Simulation options Uver forms Ver ormmands Timescale Simulation Ibraries General Settings	Advance. Relative path for Inked files Cuse absolute path for Inked files Cuse taking path for Inked files Cuse taking relative to the path for Inked files Cuse taking relative to the path for Inked files Cuse taking relative to the path for Inked files Advance. Advance files in the project with level takes to the root directory path set in the Environment variable path for Inked Totate Inker sets to the path for Inked files Advance. Advance files the path for Inked files Cuse takes to the path for Inked files Advance. Advance files the path for Inked files Advance files the path for Inked files Totate Inker. Totate Ink	Seve Discard
Help		Close

Absolute/Relative Path for Linked Files

You can choose to use either "absolute path for linked files" or "relative path for the linked files" for the files linked in the project. The path set in the environment variable is read only. If you select **Use absolute path for linked files**, all the linked files are stored with the absolute path. If you select **Use relative path for linked files**, an option appears to provide an environment variable that contains the root directory path that will be used as base location for the relative paths. All the files linked will be relative to the base location you specified in the environment variable. After you set the relative path and provide an environment variable that has a valid path, the following message appears in the log window.

Figure 13-18. Message Displayed in Log Window After Environment Variable is Set

Cho dami Cho da ani Visita a se antaria Visita	8 2010
14.1	- im

This message can appear in the log window when you:

- · Opens a project that was created using relative path for linked files.
- · Creates a project with relative path for linked files.
- · Changes the environment variable from the project settings.

The environment variable you set is validated before proceeding. If the environment variable you set is not present or if it is set after invoking Libero, the tool issues the following error.

	Error	×
The Environment variable 'MSCC_UNDEPD4ED' specified for the Tou will need to exit Libero and open a new session for any char	root directory path for linked files is not defined/set in your environment. Please make sure to set the appropriate ronges you made to the directory path set in the Environment variable to reflect here.	sot directory path in this Environment variable before you open Libero.

Error message: The Environment variable <env_variable_name> specified for the root directory path for linked files is not defined/set in your environment. Ensure to set the appropriate root directory path in the Environment variable before you open Libero. You will need to exit Libero and open a new session for any changes you made to the directory path set in the Environment variable to reflect here.

Other error messages that can occur are:

· Empty path in Environment variable

	Error	x
The root directory path fo You will need to exit Libero	r linked files set in the Environment variable 'MSCC_EMPTY' is empty. Please set a valid path for the ro o and open a new session for any changes you made to the directory path set in the Environment varia OK	ot drectory in the Environment variable. able to reflect here.

Error message: The root directory path for linked files set in the Environment variable <env_variable_name> is empty. Set a valid path for the root directory in the Environment variable. You will need to exit Libero and open a new session for any changes you made to the directory path set in the Environment variable to reflect here.

• Inaccessible path in Environment variable

Error	×
The root directory path 'C:\test' for linked files set in the Environment variable 'MSCC_INACCESSIBLE' does not exist. Please set a valid accessible directory path in the Environment You will need to exit Libero and open a new session for any changes you made to the directory path set in the Environment variable to reflect here.	t variable.
	6

Error message: The root directory path <env_variable_directory> for linked files set in the Environment variable <env_variable_name> does not exist. Set a valid accessible directory path in the Environment variable. You will need to exit Libero and open a new session for any changes you made to the directory path set in the Environment variable to reflect here.

· Project location is set as root directory in Environment variable

1	Error	x
	The root directory path "E: Share (SARS last_relative_source' for Inked Res set in the Environment variable YASCC_PROJECT_PATH' should not match with the current project directory path. Please set a different directory path in the Environment variable to reflect here.	t variable.
	OK	

Error message: The root directory path <env_variable_path> for the linked files set in the Environment variable <env_variable_name> should not match with the current project directory path. Set a different directory path in the Environment variable. You will need to exit Libero and open a new session for any changes you made to the directory path set in the Environment variable to reflect here.

· Project settings are saved by selecting relative path and the environment variable is not specified

Error	x
Please specify an Environment variable for the root directory path for linked files in the OK	project.

Error message: Please specify an Environment variable for the root directory path for linked files in the project.

Note: Set the Environment Variable before invoking Libero. Otherwise, Libero cannot get the path set in Environment Variable.

HDL Generated Files Language Options

HDL files generated by Libero SoC can be set to use VHDL or Verilog. If there are no other considerations, it is generally recommended to use the same HDL language as you are using for HDL source files, as this may reduce the cost of simulation licenses.

Block flow

Enable Block Creation

Enables you to create and publish design blocks (*.cxz files) in Libero SoC. Design blocks are low-level components that may have completed the place-and-route step and met the timing and power requirements. These low-level design blocks can then be imported into a Libero SoC project and re-used as components in a higher level design. For more information, see Designing with Designer Block Components in the Online Help.

Root <module_name>

Enable Synthesis

This option enables or disables the synthesis for your root file. It is useful if you wish to skip the synthesis on your root file, by default.

Enable FPGA Hardware Breakpoint Auto Instantiation

The FHB (FPGA Hardware Breakpoint) Auto Instantiation feature automatically instantiates an FHB instance per clock domain that is using gated clocks (GL0/GL1/GL2/GL3) from an FCCC instance. The FHB instances gate the clock domain they are instantiated on. These instances can be used to force halt the design or halt the design through a live probe signal. Once a selected clock domain or all clock domains are halted, you can play or step on the clock domains, either selectively or all at once. The FPGA Hardware Breakpoint controls in the Smart Debug UI provide control of the debugging cycle.

Note: This option is enabled when you select Verilog netlist.

Synthesis Gate Level Netlist Format

Sets your gate level netlist format to Verilog or EDIF. For Secure IP design flow, you must set the format to Verilog. See the Microchip website for more information about the Secure IP flow.

Design Methodology (Available only in SmartFusion2 and IGLOO2)

Use Standalone Initialization for MDDR/FDDR/SerDes Peripherals

Enables you to create your own peripheral initialization logic in SmartDesign for each of your design peripherals (MDDR/FDDR/SerDes). When checked, System Builder does not build the peripherals initialization logic for you. Standalone initialization is useful if you want to make the initialization logic of each peripheral separate from and independent of each other.

For more information, see the SmartFusion2 Standalone Peripheral Initialization User Guide or the IGLOO2 Standalone Peripheral Initialization User Guide.

Instantiate SystemBuilder/MSS component in a SmartDesign on Creation

Uncheck this box if you are using this project to create System Builder or MSS components and do not plan on using them in a SmartDesign based design. This is especially useful for design flows where the System Builder or MSS component is stitched in a design using HDL.

Design Separation(Available only in SmartFusion2 andIGLOO2)

Enable Design Separation Methodology

Enables you to create independent critical subsystems required to implement security and safety critical applications on a single FPGA. When checked, the design is divided into sub-systems published in terms of Block Elements.

Reports

Maximum Number of High Fanout Nets to be Displayed

Enter the number of high fanout nets to be displayed. The default value is 10. This means the top 10 nets with the highest fanout will appear in the <root> compile netlist resource.xml> report.

Abort Flow Conditions

Abort Flow if Errors are Found in Physical Design Constraints (PDC)

Check this check box to abort Place and Route if the I/O or Floorplanning PDC constraint file contains errors.

Abort Flow if Errors are Found in Timing Constraints (SDC)

Check this check box to abort Place and Route if the Timing Constraint SDC file contains errors.

13.19 **Project Settings: Simulation - Options and Libraries**

Using this dialog box, you can set change how Libero SoC handles Do files in simulation, import your own Do files, set simulation run time, and change the DUT name used in your simulation. You can also change your library mapping.

To access this dialog box, from the **Project** menu choose **Project Settings** and click to expand **Simulation options** or **Simulation libraries**.

Figure 13-19. Project Settings: DO File

	- IP Ust automatic 53 Re-		5ave
evice adhings erign flow		2000 %	
nalysis eperating conditions mulation options	Techenchmodule name:		Funtore Dela
DOINE	Taplerchokaraziranei		
Vaveforms Voim commands	Generale VCD file	1.000.76	
Timescale volation libraries		pner, vel	
SmartFusion2 neral Sattings	Table Tores	Transi urb	
nami sezinge	Loc defined 00 file		
	00 connarciparameters:		

For **Simulation options** click the option you wish to edit: **DO file**, **Waveforms**, **Vsim commands**, **Timescale**. For **Simulation libraries** click on the library you wish to change the path for.

DO file

- Use automatic DO file Select if you want the Project Manager to automatically create a DO file that will enable you to simulate your design.
- **Simulation Run Time** Specify how long the simulation should run. If the value is 0, or if the field is empty, there will not be a run command included in the run.do file.
- **Testbench module name** Specify the name of your testbench entity name. Default is "testbench," the value used by WaveFormer Pro.
- **Top Level instance name** Default is <top_0>, the value used by WaveFormer Pro. The Project Manager replaces <top> with the actual top level macro when you run simulation(presynth/postsynth/postlayout).
- Generate VCD file Click the check box to generate a VCD file.
- VCD file name Specifies the name of your generated VCD file. The default is power.vcd; click power.vcd and type to change the name.
- User defined DO file Enter the DO file name or click the browse button to navigate to it.
- DO command parameters Text in this field is added to the DO command.

Waveforms

- Include DO file Including a DO file enables you to customize the set of signal waveforms that will be displayed in ModelSim.
- Display waveforms for You can display signal waveforms for either the top-level testbench or for the design under test. If you select top-level testbench then Project Manager outputs the line 'addwave /testbench/*' in the DO file run.do. If you select DUT then Project Manager outputs the line 'add wave /testbench/DUT/*' in the run.do file.
- Log all signals in the design Saves and logs all signals during simulation.

Vsim Commands

- Post-layout simulation only:
 - SDF timing delays Select Minimum (Min), Typical (Typ), or Maximum (Max) timing delays in the backannotated SDF file.
 - Disable Pulse Filtering during SDF-based Simulations When the check box is enabled the +pulse_int_e/1 +pulse_int_r/1 +transport_int_delays switch is included with the vsim command for post-layout simulations; the check box is disabled by default.
- **Resolution** The default is family specific (review the dialog box for your default setting), but you can customize it to fit your needs. Some custom simulation resolutions may not work with your simulation library. Consult your simulation help for more information on how to work with your simulation library and detect infinite zero-delay loops caused by high resolution values.

Family	Default Resolution
SmartFusion2	1 fs
IGLOO2	1 ps
RTG4	1 ps

- Additional options Text entered in this field is added to the vsim command.
 - SRAM ECC Simulation (RTG4) -

Two options can be added to specify the simulated error and correction probabilities of all ECC SRAMs in the design.

- -gERROR_PROBABILITY=<value>, where 0 <= value <= 1
- -gCORRECTION_PROBABILITY=<value>, where 0 <= value <= 1
- During Simulation, the SB_CORRECT and DB_DETECT flags on each SRAM block will be raised based on generated random numbers being below the specified<value>s.
- To compile all the files under System Verilog Multi-File Compilation Unit (MFCU) mode, group them based on the library. This applies to all the .hdl files, simulation files and core files. The code example below provides a general syntax to compile the files in System Verilog MFCU mode.

```
vlog "+incdir+<incdir1>" "+incdir+<incdir2>" -sv -mfcu -work library1 "file1"
"file2" "file3"
vlog "+incdir+<incdir1>" "+incdir+<incdir2>" -sv -mfcu -work library2 "file4"
"file5" "file6"
```

Timescale

- **TimeUnit** Enter a value and select s, ms, us, ns, ps, or fs from the pull-down list, which is the time base for each unit. The default setting is ns.
- **Precision** Enter a value and select s, ms, us, ns, ps, or fs from the pull-down list. The default setting is ps.

Simulation Libraries

- **Restore Defaults** Sets the library path to default from your Libero SoC installation.
- Library path Enables you to change the mapping for your simulation library (both Verilog and VHDL). Type the pathname or click the Browse button to navigate to your library directory.

13.20 Global Include Paths

This setting allows you to provide Global Include paths in Libero and manage how the files are sent to downstream tools. You must provide the paths in order (Include Paths Order).

Figure 13-20. Project settings with Global Include Paths option

٢	Project settings	_ D X
Device selection Device settings Design flaw	Global Include Paths Include Paths Onder: E190.084, JNCUDE PATH1 ; E190.084, JNCUDE PATH2	Save
Analysis operating condit Simulation options Do file Waveforms Vsim commands Timescale Simulation libraries PalarFire General Settings Global Include Paths	Specify the search paths for the include commands for the Verilog files that are in your project. Example [Path1 ; Path2 ; Path3] The following include paths are supported: - Absolute path - Relative Path with respect to project directory (Example: hd]/GLOBAL_INCLUDE_PATH) - Relative path with respect to environment variable (Example : st[EIV, VAR)/GLOBAL_INCLUDE_PATH) Note : This environment variable should be the same as the one used in Absolute/Relative Paths sattings for linked files	Disserd

Example:

If you have a defines.h file in all the three paths – source file path(default), global_inlcude_path_1, and global_include_path_2 – the order of priority of files is:

- Source file path(default)
- Global_include_path_1
- Global_inlcude_path_2

Absolute and Relative paths in Global Include Paths

You can specify both relative and absolute files in global include paths.

Example:

```
Absolute Path: { E:/User/GLOBAL_INCLUDE_PATH_1 } Relative Path: { ../hdl/GLOBAL_INCLUDE_PATH_1 }
```

Relative Path w.r.t Environment Variable: { **\${ENV_VAR}**/GLOBAL_INCLUDE_PATH_1 }

Here, the environment variable should be the one used in absolute ad relative paths options only.

Notes:

2.

- 1. Changing the Global Include Paths will invalidate the Design Hierarchy but not the Design flow.
 - Change in content of Include Files present in Global Include Paths has impact as in cases below:
 - 2.1. Case 1: If the Global Include Path is part of the project Design flow will be invalidated.
 - 2.2. Case 2: If the Global Include Path is outside the project Design flow will not be invalidated.

The files are audited only if they are part of the project.

13.21 Global Include Files

This option facilitates the users to provide global include file/s in Libero and manage how these files are sent to downstream tools occurring in Design Flow process.

Libero GUI facilitates user to provide Global Include Files. On right clicking a file in Design Hierarchy view, user can either set a file as global include by selecting the **Set Global Include** option or unset a file as global include by selecting the **Unset Global Include** option.

Linked files can also be set as Global Include files. The files that are set are highlighted in Design hierarchy view as shown in the following figure. The selected order of global include files is shown in the **Info** tab of the log window.

Figure 13-21. Global Include Files in Info tab

🗏 Messages 😣 Errors 🗼 Warnings 🌒 Info
U Info: ************************************
<pre>Info: #### Global Include File list Order ####</pre>
<pre>Info: File#1 - '\${ENV X}/HDL/xyz 2.h'</pre>
<pre>Info: File#2 - 'E:/sumank sn/GLOBAL INCLUDE PATH 1/xyz.h'</pre>
OInfo: File#3 - 'hdl/xyz.h'
O Info: ************************************

Setting Global Include File will use System Verilog MFCU mode internally. An info message will be generated in the log window as below:

Info: Global Include file requires System Verilog setting to be in MFCU mode. Enabling Multi File Compilation Unit internally.

13.21.1 Generic/Parameter Report

Libero tool generates hierarchical reports that show parameter/generic values used in instantiation of the modules.

Reports is generated for the active top module. Report will be generated for only that active top module which is not instantiated in any other modules. The report is generated in xml format.

In the following example, report will not be generated for the active root(top) module **COREABC_C0** because it is instantiated in sd1. The file sd1 needs to be set as a root to generate the report.

Build Hierarchy		🔍 Show: Modules	- 🛨 🛨 ? 🤶
🗎 🖶 🎁 work			
🕀 🗎 top2 (to	op.v) [work]		
🕀 🗎 top1 (to	op.v) [work]		
🕀 🔝 top (top	p.v) [work]		
🖻 🗎 sd1 (sd	1.vhd) [work]		
🗄 🗎 COI	REABC_CO (COREAL	BC_C0.vhd) [work]	
E COREABC	LIB		

The report can be generated by right clicking on the active top module and selecting **Export Parameter Report** option in Design Hierarchy window. Once the report is generated successfully, the location to where the report is exported is shown in log window.

Error message is flagged in cases where the user tries to generate report for a module that is instantiated in another module.

"Error: Parameter/Generic report cannot be exported for a module that is instantiated in any other module. It can only be exported for top level modules. Please set a top level module as the root or specify a top level module in the Tcl command 'export_parameter_report' to be able to export the report"


13.21.2 IP Report

Libero tool generates a report listing all the IPs used in the design project. The report consists of the following:

- Project Information.
- List of components in the project with the below information:
 - 1. Component name.
 - 2. Component State.
 - 3. IP Core (Vendor, Library, Name, Version) used to create the component.
 - 4. Tcl Parameters pf the core used to create the component.
- Information of core instances used in the Smart Design.
 - 1. Component Name In the form of "smartdesign_name>_<instance_name>.
 - 2. Component State State of the instance in the Smart Design.
 - 3. Vendor,Library,Name,Version of the core used to create the instance.

- 4. Tcl Parameters of the core used to create the instance.
- Single Page System Builder components.
- · Multi Page System Builder components without parameter list.
- List of latest core versions available for the cores used in the project. This is the list that is present at the end of open project.

In order to export the **IP CORE Usage Report**, go to File -> Export -> IP Core Usage Report. When clicked, a file dialog box launched asking for the location and file format to dump the report. The file can be generated in either "JSON" or "txt" format.



Once the report is generated successfully, the location to where the report is exported is shown in log window.

13.21.3 Force Update Design Flow


A global option to force up-to-date the design flow to pass state has been added to Libero SoC v12.5. The tools state is force updated to PASS state only for Synthesize/Compile and Place and Route tools. The remaining tools will be in the same state as they were before performing force update action.

Figure 13-22. Force Update Action Button at Top of Design Flow Window

۷	Libero
Project File Edit View D	esign Tools Help
Design Now	e ×
Top Module(rest): TOP Active Synthesis Implementation: synthesis	• • • • • • • •
Tool	
Create Design	tDesign

To differentiate between PASS state and FORCE UPDATE PASS state, the following icon for the FORCE UPDATE PASS state (force update action) and tool tip appear.

Figure 13-23. Force Update Action Icon with Tool Tip



When you click **Force Update Action**, a warning appears before proceeding with the action. If you select **OK**, the action proceeds; otherwise, the action is aborted. The following warning message appears when the **Force Update Action** is performed.



Warning
'Force update design flow' updates the invalidated tool states of 'Synthesize' and 'Place and Route' to PASS state. This works only for the cases where tool invalidation happened for one of the below reasons: Modification/Addition/Dele and design sources Modification/Adsociation/Dissolution of design constraint files Please note that the current tool outputs may be out of sync with the current inputs(design sources or constraints) if they were modified functionally. Do you wish to continue? Don't show again.
OK Cancel

The message log window will show the below warning in all cases when the Force Update Action is performed.

Figure 13-25. Warning Message in Log Window



After the tool states are force updated to PASS state from Out of Date Design state, the following message appears in the log window.



On running programming tool – Generate FPGA Array Data, a warning message pops up if either of Synthesize or Place and Route or both are in Force Update Pass state.

Libero SoC® v2021.1

References

-		War	ning		x
	The latest modifications to the in Any source modifications that cha	Array Data' with Synthesis and/or A put source files have not been used ange the design functionality will no proceed or 'No' to cancel this operat	to complete the design f t be included in the gene	low.	to the completed state by the user. mming files.

The log window shows the following message.



You can generate component files by right-clicking the appropriate core or smartdesign file in the Design Hierarchy window and selecting **Generate Component**.

Design Hierarchy		🗗 🗙 Timing Report B
Top Module(root): TVS_De	mo	e 📄
Build Hierarchy	, , , , , , , , , , , , , , , , , , , ,	nts ▼
● IN ● PF ● TV ● TV ● ■ TV	ore_UART (COREUART_v5.6.102) IT_MONITOR (PF_INIT_MONITOR_v2.4 -RESET (CORERESET_PF_v2.1.100) /S_IP (PF_TVS_v1.0.106) /S_to_UART (TVS_to_UART.v) [work] ock_gen (PF_CCC_v1.0.115) AXI4INTERCONNECT_C0 (COREAXI4I - Source Files	Set As Root Open Component Generate Component Export Component Description(Tcl)
		Create I/O Constraint from Module Create Testbench Delete
		Copy File Path Show Module Parameters
		Properties Show Module
Design Flow Design H	Hierarchy Stimulus Hierarchy Catalog	Files 28

Figure 13-26. Generate Component option


The generated HDL files contain component description TCL as comments for Direct cores/SgCores or PolarFire[®] System Builder cores.

These also include Family Name and Part Number of the device used.

Example: The following figure shows the component description of PF_IOD_GENERIC_RX_C0

References

Figure 13-27. Component description of PF_IOD_GENERIC_RX_C0 showing family name and part number



13.22 remove_clock_groups

This Tcl command removes a clock group by name or by ID.

remove_clock_groups [-id id# | -name groupname] \

[-physically exclusive | -logically exclusive | -asynchronous]

Note: The exclusive flag is not needed when removing a clock group by ID.

Arguments

-id

Specifies the clock group by the ID.

-name groupname

Specifies the clock group by name (to be always followed by the exclusive flag).

[-physically_exclusive | -logically_exclusive | - asynchronous]

Supported Families SmartFusion2 IGLOO2 RTG4

Example

Removal by group name

remove_clock_groups -name mygroup3 -physically_exclusive

Removal by group ID

remove clock groups -id 12

13.23 Running Libero SoC from your Software Tool Chain

When launched from your software toolchain, Libero SoC becomes solely an MSS configurator. This can be useful if you are responsible for the embedded code development for the SmartFusion[®] device and are more comfortable in your existing software tool chain.

Any FPGA fabric development needs to be done using the regular Libero SoC tool flow. Using the Libero SoC in the software toolchain mode only enables you to configure the SmartFusion Microcontroller Subsystem (MSS) and not the FPGA fabric.

The MSS Configurator can be integrated in any software development IDE that supports external tools. Configure your IDE to start the Libero SoC executable and use the parameters below to customize your interface. For SoftConsole, Keil and IAR the parameters are:

"PROJECT_LOCATION:<path>" //Project directory location, and the location of your generated MSS files.

"DESIGN NAME:<name>" //Name of your design.

"STARTED_BY:<tool>" //Identifies which tool invoked the MSS Configurator; can be SoftConsole, Keil, or IAR EWARM

See Also

Exporting Firmware and the Software IDE Workspace Software IDE Integration View/Configure Firmware Cores


13.24 Search in Libero SoC

Search options vary depending on your search type.

To find a file:

- 1. Use CTRL + F to open the Search window.
- 2. Enter the name or part of name of the object you wish to find in the Find field. '*' indicates a wildcard, and [*-*] indicates a range, such as if you search for a1, a2, ... a5 with the string a[1-5].
- 3. Set the Options for your search (see below for list); options vary depending on your search type.
- Click Find All (or Next if searching Text). Searching an open text file, Log window or Reports highlights search results in the file itself. All other results appear in the Search Results window (as shown in the figure below).

Match case: Select to search for case-sensitive occurrences of a word or phrase. This limits the search so it only locates text that matches the upper- and lowercase characters you enter.



sults		a)
1	▼ 2	
test_mss_MSS_0:MSS_RE		
test_mss:MSS_RESET_N	Pin	
MSS_RESET_N	Net	

Match whole word: Select to match the whole word only.

Current Open SmartDesign

Searches your open SmartDesign, returns results in the Search window.

Type: Choose Instance, Net or Pin to narrow your search.

Query: Query options vary according to Type.

Libero SoC® v2021.1

References

Туре	Query Option	Function
Instance	Get Pins	Search restricted to all pins
	Get Nets	Search restricted to all nets
	Get Unconnected Pins	Search restricted to all unconnected pins
Net	Get Instances	Searches all instances
	Get Pins	Search restricted to all pins
Pin	Get Connected Pins	Search restricted to all connected pins
	Get Associated Net	Search restricted to associated nets
	Get All Unconnected Pins	Search restricted to all unconnected pins

Current Open Text Editor

Searches the open text file. If you have more than one text file open you must place the cursor in it and click CTRL + F to search it.

Find All: Highlights all finds in the text file.

Next: Proceed to next instance of found text.

Previous: Proceed to previous instance of found text.

Replace with: Replaces the text you searched with the contents of the field.

Replace: Replaces a single instance.

Replace All: Replaces all instances of the found text with the contents of the field.

Design Hierarchy

Searches your Design Hierarchy; results appear in the Search window.

Find All: Displays all finds in the Search window.

Stimulus Hierarchy

Searches your Stimulus Hierarchy; results appear in the Search window.

Find All: Displays all finds in the Search window.

Log Window

Searches your Log window; results are highlighted in the Log window - they do not appear in the Search Results window.

Find All: Highlights all finds in the Log window.

Next: Proceed to next instance of found text.

Previous: Proceed to previous instance of found text.

Reports

Searches your Reports; returns results in the Reports window.

Find All: Highlights all finds in the Reports window.

Next: Proceed to next instance of found text.

Previous: Proceed to previous instance of found text.

Files

Searches your local project file names for the text in the Search field; returns results in the Search window.

Find All: Lists all search results in the Search window.

Files on disk

Searches the files' content in the specified directory and subdirectories for the text in the Search field; returns results in the Search window.

Find All: Lists all finds in the Search window.

File type: Select a file type to limit your search to specific file extensions, or choose *.* to search all file types.

13.25 Select Generated Clock Reference Dialog Box

Use this dialog box to find and choose the generated clock reference pin from the list of available pins.

To open the Select Generated Clock Reference dialog box (shown below) from the SmartTime Constraints Editor, open the <u>Create Generated Clock Constraint Dialog Box</u> dialog box and click the **Browse** button for the **Clock Reference**.

Figure 13-29. Select Generated Clock Reference Dialog Box

Pattern :	Filter
•	Filter

Filter Available Pins

Pin type – Displays the Available Pin types. The Pin Type options for Generated Clock Reference are:

- Input Ports
- All Pins

Pattern – The default pattern is *, which is a wild-card match for all. You can specify any string value.

Select **Filter** to filter the available pins based on the specified Pin Type and Pattern. The list box displays the list of available pins based on the filter. Select the pins from the list and click **OK** to select the Generated Clock Reference Pin.

See Also

Specifying generated clock constraints

13.26 Select Generated Clock Source Dialog Box

Use this dialog box to find and choose the generated clock source from the list of available pins.

To open the Select Generated Clock Source dialog box (shown below) from the , open the <u>Create Generated Clock</u> <u>Constraint</u> dialog box and click the **Browse** button for the **Clock Pin**.

Figure 13-30. Select Generated Clock Source Dialog Box

Filter available pins :		
Pin Type :	Pattern :	
All Register Output Pins	•	Filter
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currS	tate[0]/Q
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currS	tate[1]/Q
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/hold[)at[18]/Q
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/hold[Dat[19]/Q
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/hold[Dat[20]/Q
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/hold[Dat[21]/Q
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/hold[Dat[23]/Q
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/hold[Dat[24]/Q
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/hold[Dat[25]/Q
	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/hold[
COLORAI HILLERCONNECL OF MISCO	onvertor_roop[o].mstrcomvrqs/ qenoix nawis/noide	2 IL-LINE

Filter Available Pins

Pin type – Displays the Available Pin types. The Pin Type options for Generated Clock Source are:

- Output Ports
- All Register Output Pins
- All Pins
- All Nets
- Input Ports

Pattern – The default pattern is *, which is a wild-card match for all. You can specify any string value.

Select **Filter** to filter the available pins based on the specified Pin Type and Pattern. The list box displays the list of available pins based on the filter. Select the pins from the list and click **OK** to select the Generated Clock Source Pin.

13.27 Select Source or Destination Pins for Constraint Dialog Box

This dialog box opens when you select the browse button for Source/From, Intermediate/Through and Destination/To pins for Timing Exception Constraints: False Path Constraints, Multicycle Path Constraints, and Maximum/Minimum Delay Constraints.

To open the Select Source or Destination Pins for Constraint dialog box from the Constraints Editor, choose **Constraint > Timing Exception Constraint Name**. Click the browse button to select the source. The following figure shows an example dialog box for **Select Source Pins for Multicycle Constraint**.

Figure 13-31. Select Source Pins for Multicycle Constraint

Clock Pins	•		Search
vailable Pins:			
CLK0_PAD FCCC_C0_0/FCCC_C0_0/0	CCC_INST/GL0		
Add	Add All	Remove	Remove All
ssigned Pins:			

Filter Available Pins

Type – Displays the Type of the Available Pins in the design. The pin Type options available for the Source are:

- Clock Pins
- Input Ports
- All Register Output Pins

Pattern – The default is *, which is a wild-card match for all. You can specify any string value. Click **Search** to filter the available pins based on the specified pin Type and Pattern.

Available Pins

The list box displays the available pins. If you change the pattern value, the list box shows the available pins based on the filter.

Use Add, Add All to add the pins from the Available Pins list to Assigned Pins or Remove, Remove All to delete the pins from the Assigned Pins list.

Assigned Pins

Displays pins selected from the Available Pins list. Select Pins from this list and click **OK** to add the Source Pins for Multicycle constraint.

13.28 Select Source Pins for Clock Constraint Dialog Box

Use this dialog box to find and choose the clock source from the list of available pins.

Figure 13-32. Select Source Pins for Clock Constraint Dialog Box

Type : All Pins	•	*		Search
Available Pins:				
DFN1_0/CLK DFN1_0/D DFN1_0/Q				^
DFN1_0/Q DFN1_1/CLK DFN1_1/Q				
D_ibuf/PAD D_ibuf/Y				~
Add		Add All	Remove	Remove All
Assigned Pins:				
DFN1_1/D				

To open the Select Source Pins for the Clock Constraint dialog box (shown below) from the SmartTime Constraints Editor, click the **Browse** button to the right of the Clock source field in the <u>Create Clock Constraint</u> dialog box.

Filter Available Pins

Type – Displays the Type of the Available Pins in the design. The Pin Type options available for the Source are:

- All Pins
- Input Ports
- All Nets

Pattern – The default is *, which is a wild-card match for all. You can specify any string value. Click **Search** to filter the available pins based on the specified pin Type and Pattern.

Available Pins

The list box displays the available pins. If you change the pattern value, the list box shows the available pins based on the filter.

Use Add, Add All to add the pins from the Available Pins list to Assigned Pins or **Remove**, **Remove All** to delete the pins from the Assigned Pins list.

Assigned Pins

Displays pins selected from the Available Pins list. Select Pins from this list and click **OK** to add the Source Pins for Clock Constraint.

See Also

Specifying clock constraints

13.29 Set a Disable Timing Constraint

Use disable timing constraint to specify the timing arcs to be disabled for timing consideration.

Note: This constraint is for the Place and Route tool and the Verify Timing tool. It is ignored by the Synthesis tool.

To specify a Disable Timing constraint, open the Set Constraint to Disable Timing Arcs dialog box in one of the following four ways:

- From the Constraints Browser, choose **Advanced > Disable Timing**.
- Double-click the Add Disable Timing Constraint icon
 - Choose **Disable Timing** from the Constraints drop-down menu (**Constraints > Disable Timing**).
- Right-click any row in the Disable Timing Constraints Table and choose **Add Constraint to Disable Timing**. The Set Constraint to Disable Timing Arcs dialog box appears.




Figure 13-33. Set constraint to disable timing arcs Dialog Box

Instance Name

Specifies the instance name for which the disable timing arc constraint will be created. Click the browse button next to the Instance Name field to open the Select instance to constrain dialog box.

Figure 13-34	. Select instance to constrain Dialog Box	
--------------	---	--

elect a type and pattern to sta	rt a search		
Filter available pins :			
Pin Type :	Pattern :		
All Instances	•		Filter
CoreAXI4Interconnect_0			^
CoreAXI4Interconnect_0/GN	ID_Z		
CoreAXI4Interconnect_0/GN	ID_Z/GND_Z		
CoreAXI4Interconnect_0/Ms	tConvertor_loop[0].mstrce	vnc	
CoreAXI4Interconnect_0/Ms	tConvertor_loop[0].mstrcd	onv/GND_Z	
CoreAXI4Interconnect_0/Ms	tConvertor_loop[0].mstrcd	onv/GND_Z/GND_Z	
CoreAXI4Interconnect_0/Ms	tConvertor_loop[0].mstrca	onv/VCC_Z	
CoreAXI4Interconnect_0/Ms	tConvertor_loop[0].mstrce	onv/VCC_Z/VCC_Z	
CoreAXI4Interconnect_0/Ms	tConvertor_loop[0].mstrco	onv/rgsl	
CoreAXI4Interconnect_0/Ms	tConvertor_loop[0].mstrce	onv/rgsl/GND_Z	
CoreAXI4Interconnect_0/Ms	tConvertor_loop[0].mstrce	onv/rgsl/GND_Z/GND_Z	
CoreAXI4Interconnect_0/Ms	tConvertor_loop[0].mstrco	onv/rgsl/VCC_Z	
CoreAXI4Interconnect_0/Ms	tConvertor_loop[0].mstrco	onv/rgsl/VCC_Z/VCC_Z	
CoreAXI4Interconnect_0/Ms	tConvertor_loop[0].mstrco	onv/rgsl/genblk1.awrs	
CoreAXI4Interconnect_0/Ms	tConvertor_loop[0].mstrco	onv/rgsl/genblk1.awrs/GND_2	Z
CoreAXI4Interconnect_0/Ms	tConvertor_loop[0].mstrco	onv/rgsl/genblk1.awrs/GND_2	Z/GND_Z
CoreAXI4Interconnect_0/Ms	tConvertor_loop[0].mstrco	onv/rgsl/genblk1.awrs/VCC_Z	1
	tConvertor_loop[0].mstrco	onv/rqsl/qenblk1.awrs/VCC_Z	/vcc_z M
¢			>

The Pin Type selection is limited to All Instances only.

Exclude All Timing Arcs in the Instance

This option enables you to exclude all timing arcs in the specified instance.

Specify Timing Arc to Exclude

This option enables you to specify the timing arc to exclude. In this case, you need to specify the from and to ports:

From Port To Port Comment

Specifies the starting point for the timing arc. Specifies the ending point for the timing arc. Enter a one-line comment for the constraint.

13.30 Set Clock Source Latency Dialog Box

Use this dialog box to define the delay between an external clock source and the definition pin of a clock within SmartTime.

To open the Set Clock Source Latency dialog box shown below from the Timing Analysis View, you must first <u>create a</u> <u>clock constraint</u>. From the **Constraints** menu, choose **Clock Source Latency**.




Figure 13-35. Set Clock Source Latency Dialog Box

Clock Name or Source

Displays a list of clock ports or pins that do not already have a clock source latency specified. Select the clock name or source for which you are specifying the clock source latency.

Late Rise

Specifies the largest possible latency, in nanoseconds, of the rising clock edge at the clock port or pin selected, with respect to its source. Negative values are acceptable, but may lead to overly optimistic analysis.

Early Rise

Specifies the smallest possible latency, in nanoseconds, of the rising clock edge at the clock port or pin selected, with respect to its source. Negative values are acceptable, but may lead to overly optimistic analysis.

Late Fall

Specifies the largest possible latency, in nanoseconds, of the falling clock edge at the clock port or pin selected, with respect to its source. Negative values are acceptable, but may lead to overly optimistic analysis.

Early Fall

Specifies the smallest possible latency, in nanoseconds, of the falling clock edge at the clock port or pin selected, with respect to its source. Negative values are acceptable, but may lead to overly optimistic analysis.

Clock Edges

Select the latency for the rising and falling edges:

Falling same as rising: Specifies that Rising and Falling clock edges have the same latency.

Early same as late: Specifies that the clock source latency should be considered as a single value, not a range from "early" to "late".

Comment

Enables you to save a single line of text that describes the clock source latency.


See Also

Specifying Clock Constraints

13.31 Set Constraint to Disable Timing Arcs Dialog Box

Use this dialog box to specify the timing arcs being disabled to fix the combinational loops in the design.

Figure 13-36. Set Constraint to Disable Timing Arcs Dialog Box



To open the Set Constraint to Disable Timing Arcs dialog box from the Timing Analysis View, from the **Constraints** menu, choose **Disable Timing**.

Instance Name

Specifies the instance name for which the disable timing arc constraint will be created.

Exclude All Timing Arcs in the Instance

This option enables you to exclude all timing arcs in the specified instance.

Specify Timing Arc to Exclude

This option enables you to specify the timing arc to exclude. In this case, you need to specify the from and to ports:

From Port

Specifies the starting point for the timing arc.

To Port

Specifies the ending point for the timing arc.

Comment

Enables you to save a single line of text that describes the disable timing arc.

See Also

Specifying Disable Timing Constraint

13.32 Set False Path Constraint Dialog Box

Use this dialog box to define specific timing paths as being false.

This constraint removes timing requirements on these false paths so that they are not considered during the timing analysis. The path starting points are the input ports or register clock pins and path ending points are the register data pins or output ports. This constraint disables setup and hold checking for the specified paths.

Note: The false path information always takes precedence over multiple cycle path information and overrides maximum delay constraints.

To open the Set False Path Constraint dialog box (shown below) from the SmartTime Constraints Editor, choose

Constraints > Exceptions False Path > Add False Path Constraint.

3 Set False Path Constraint	2
From :	
	~
C	5
hrough :	
	~
<	>
p:	
	^
<	
Comment :	

Figure 13-37. Set False Path Constraint Dialog Box

From

Specifies the starting points for false path. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

Through

Specifies a list of pins, ports, cells, or nets through which the disabled paths must pass.

То

Specifies the ending points for false path. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

Comment

Enables you to provide comments for this constraint.

13.33 Set Maximum Delay Constraint Dialog Box

Use this dialog box to specify the required maximum delay for timing paths in the current design.

SmartTime automatically derives the individual maximum delay targets from clock waveforms and port input or output delays. As a result, the maximum delay constraint is a timing exception. This constraint overrides the default single cycle timing relationship for one or more timing paths. This constraint also overrides a multiple cycle path constraint.

To open the Set Maximum Delay Constraint dialog box from the Constraints Editor, click the **Constraints** menu and choose **Max Delay** (**Constraints > Max Delay**).



Set Maximum Delay Constraint	8 3
Maximum delay : 0.000 ns	
From :	
<	× 3
Through :	
	^
3	× .
To:	~
<	
Comment :	OK Cancel
L second as	

Maximum Delay

Specifies a floating point number in nanoseconds that represents the required maximum delay value for specified paths. If the path starting point is on a sequential device, SmartTime includes clock skew in the computed delay. If the path starting point has an input delay specified, SmartTime adds that delay value to the path delay.

If the path ending point is on a sequential device, SmartTime includes clock skew and library setup time in the computed delay.

If the ending point has an output delay specified, SmartTime adds that delay to the path delay.

From

Specifies the starting points for max delay constraint. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

Through

Specifies the through points for the multiple cycle constraint.

То

Specifies the ending points for maximum delay constraint. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

Comment

Enables you to provide comments for this constraint.

See Also

Specifying a Maximum Delay Constraint

13.34 Set Minimum Delay Constraint Dialog Box

Use this dialog box to specify the required minimum delay for timing paths in the current design.

SmartTime automatically derives the individual minimum delay targets from clock waveforms and port input or output delays. As a result, the minimum delay constraint is a timing exception. This constraint overrides the default single cycle timing relationship for one or more timing paths. This constraint also overrides a multiple cycle path constraint.

To open the Set Minimum Delay Constraint dialog box (shown below) from the Constraints Editor, click the

Constraints menu and choose Min Delay (Constraints > Min Delay).

Figure	13-39	Set Minimum	Delay	Constraint	Dialog	Box
Iguie	10-00.		Delay	oonstramt	Dialog	D UA

Set Minimum Delay Constraint	R .
Minimum delay : 0.000 ns	
rough :	^
۲ ــــــــــــــــــــــــــــــــــــ	×
1	0
	×
omment :	

Minimum Delay

Specifies a floating point number in nanoseconds that represents the required minimum delay value for specified paths.

If the path starting point is on a sequential device, SmartTime includes clock skew in the computed delay. If the path starting point has an input delay specified, SmartTime adds that delay value to the path delay. If the path ending point is on a sequential device, SmartTime includes clock skew and library setup time in the computed delay.

If the ending point has an output delay specified, SmartTime adds that delay to the path delay.

From

Specifies the starting points for minimum delay constraint. A valid timing starting point is a clock, a primary input, an input port, or a clock pin of a sequential cell.

Through

Specifies the through points for the multiple cycle constraint.

То

Specifies the ending points for minimum delay constraint. A valid timing ending point is a clock, a primary output, an input port, or a data pin of a sequential cell.

Comment

Enables you to provide comments for this constraint.

See Also

Specifying a Minimum Delay Constraint


13.35 Set Multicycle Constraint Dialog Box

Use this dialog box to specify the paths that take multiple clock cycles in the current design.

Setting the multiple-cycle paths constraint overrides the single-cycle timing relationships between sequential elements by specifying the number of cycles that the data path must have for setup or hold checks.

Note: When multiple timing constraints are set on the same timing path, the false path constraint has the highest priority and always takes precedence over multiple cycle path constraint. A specific maximum delay constraint overrides a general multicycle path constraint.

To open the Set Multicycle Constraint dialog box (shown below) from the Constraints Editor, choose **Constraints > Multicycle**.



🖸 Set Multicycle Constraint		T	22
Specify multiplier(s) for :	Setup and Hold Checks		
Hold edge	New setup edge		
From :			
			<u></u>
c		· ·	
Through :			
c		, ×	
To:			
<		~	
Comment :			
Help	OK	Cance	9

Setup Path Multiplier

Specifies an integer value that represents a number of cycles the data path must have for a setup check. No hold check will be performed.

From

Specifies the starting points for the multiple cycle constraint. A valid timing starting point is a clock, a primary input, an inout port, or the clock pin of a sequential cell.

Through

Specifies the through points for the multiple cycle constraint.


То

Specifies the ending points for the multiple cycle constraint. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

Comment

Enables you to provide comments for this constraint.

Figure 13-41. Set Multicycle Constraint Dialog Box with Setup and Hold Checks Selected



When you select the Setup and Hold Checks option, an additional field appears in this dialog box: Hold Path Multiplier

Hold Path Multiplier

Specifies an integer value that represents a number of cycles the data path must have for a hold check, starting from one cycle before the setup check edge.

See Also

Specifying a Multicycle Constraint

13.36 set_clock_groups

set_clock_groups is an SDC command which disables timing analysis between the specified clock groups. No paths are reported between the clock groups in both directions. Paths between clocks in the same group continue to be reported.

```
set_clock_groups [-name name]
[-physically_exclusive | -logically_exclusive | -asynchronous] [-comment
comment_string]
```

-group clock list

Note: If you use the same name and the same exclusive flag of a previously defined clock group to create a new clock group, the previous clock group is removed and a new one is created in its place.

Arguments

-name *name*

Name given to the clock group. Optional.

-physically_exclusive

Specifies that the clock groups are physically exclusive with respect to each other. Examples are multiple clocks feeding a register clock pin. The exclusive flags are all mutually exclusive. Only one can be specified.

-logically exclusive

Specifies that the clocks groups are logically exclusive with respect to each other. Examples are clocks passing through a mux.

-asynchronous

Specifies that the clock groups are asynchronous with respect to each other, as there is no phase relationship between them. The exclusive flags are all mutually exclusive. Only one can be specified.


Note: The exclusive flags for the arguments above are all mutually exclusive. Only one can be specified.

-group clock list

Specifies a list of clocks. There can any number of groups specified in the set clock groups command.


Examples


1. Here, there are two muxed clocks in a clock group.



SDC:

```
create_clock -name clk_1 -period 5 [ get_ports clk_1 ] create_clock -name clk_2 -
period 10 [ get_ports clk_2 ] set_clock_groups -logically_exclusive -group clk_1 -
group clk_2
```





SDC:

create_clock -name clk_in -period 10 [get_ports clk_in] create_clock -name clk_50
-period 20 [get_ports clk_50] create_generated_clock -name ccc_100 -divide_by 2 \
-source [get_pins ccc_100_0/ccc_100_0/pll_inst_0/REF_CLK_0] \ [get_pins ccc_100_0/
ccc_100_0/pll_inst_0/OUT0] create_generated_clock -name clk_out -divide_by 1 \
-source [get_pins { ccc_100_0/ccc_100_0/pll_inst_0/OUT0 }] \ [get_ports clk_out]
set clock groups -asynchronous -group { clk in ccc 100 clk out } -group clk 50

See Also

list_clock_groups remove_clock_groups

13.37 set_clock_to_output

SDC command; defines the timing budget available inside the FPGA for an output relative to a clock.

set_clock_to_output delay_value -clock clock_ref [-max] [-min] output_list

Arguments

delay_value

Specifies the clock to output delay in nanoseconds. This time represents the amount of time available inside the FPGA between the active clock edge and the data change at the output port.

-clock clock_ref

Specifies the reference clock to which the specified clock to output is related. This is a mandatory argument.

-max

Specifies that *delay_value* refers to the maximum clock to output at the specified output. If you do not specify -max or -min options, the tool assumes maximum and minimum clock to output delays to be equal.

-min

Specifies that *delay_value* refers to the minimum clock to output at the specified output. If you do not specify -max or -min options, the tool assumes maximum and minimum clock to output delays to be equal.

output_list

Provides a list of output ports in the current design to which delay_value is assigned. If you need to specify more than one object, enclose the objects in braces ({}).

Supported Families SmartFusion2 IGLOO2 RTG4

13.38 set_clock_uncertainty

```
set_clock_uncertainty [-setup] [-hold] uncertainty [object_list -from from_clock |
- rise_from rise_from_clock | -fall_from fall_from_clock -to to_clock | -rise_to
rise_to_clock |
```

-fall_to fall_to_clock]

Tcl command; specifies simple clock uncertainty for single clock and clock-to-clock uncertainty between two clocks (from and to).

Arguments

uncertainty

Specifies the time in nanoseconds that represents the amount of variation between two clock edges.

object list

Specifies a list of clocks, ports, or pins for simple uncertainty; the uncertainty is applied either to destination flops clocked by one of the clocks in the object list option, or destination flops whose clock pins are in the fanout of a port or a pin specified in the object_list option.

-from

Specifies that the clock-to-clock uncertainty applies to both rising and falling edges of the source clock list. Only one of the -from, -rise_from, or -fall_from arguments can be specified for the constraint to be valid.

-rise_from

Specifies that the clock-to-clock uncertainty applies only to rising edges of the source clock list. Only one of the -from, -rise_from, or -fall_from arguments can be specified for the constraint to be valid.

-fall_from

Specifies that the clock-to-clock uncertainty applies only to falling edges of the source clock list. Only one of the -from, -rise from, or -fall from arguments can be specified for the constraint to be valid.

from_clock/rise_from_clock/fall_from_clock

Specifies the list of clock names as the uncertainty source.

-to

Specifies that the clock-to-clock uncertainty applies to both rising and falling edges of the destination clock list. Only one of the -to, -rise_to , or -fall_to arguments can be specified for the constraint to be valid.

-rise_to

Specifies that the clock-to-clock uncertainty applies only to rising edges of the destination clock list. Only one of the -to, -rise_to , or -fall_to arguments can be specified for the constraint to be valid.

-fall_to

Specifies that the clock-to-clock uncertainty applies only to falling edges of the destination clock list. Only one of the -to, -rise_to , or -fall_to arguments can be specified for the constraint to be valid.

to_clock/rise_to_clock/fall_to_clock

Specifies the list of clock names as the uncertainty destination.

-setup

Specifies that the uncertainty applies only to setup checks. If none or both -setup and -hold are present, the uncertainty applies to both setup and hold checks.

-hold

Specifies that the uncertainty applies only to hold checks. If none or both -setup and -hold are present, the uncertainty applies to both setup and hold checks.

Supported Families SmartFusion2 IGLOO2 RTG4

Description

set_clock_uncertainty command sets the timing uncertainty of clock networks. It can be used to model clock jitter or add guard band in timing analysis. Either simple clock uncertainty or clock-to-clock uncertainty can be specified.

Simple clock uncertainty can be set on a clock or on any pin in the clock network. It will then apply to any path with the capturing register in the forward cone of the uncertainty. If multiple simple uncertainty applies to a register, the last one (in the propagation order from the clock source to the register) is used.

Clock-to-clock uncertainty applies to inter-clock paths. Both "from" clock and "to" clock must be specified. Clockto-clock uncertainty has higher priority than simple uncertainty. If both are set (a clock-to-clock uncertainty and a simple clock uncertainty on the "to" clock), the simple clock uncertainty will be ignored for inter-clock paths, only the clock-to-clock uncertainty will be used.

Examples

Simple Clock Uncertainty constraint examples: set_clock_uncertainty 2 -setup [get_clocks clk] set clock uncertainty 2 [get clocks clk]

Clock to Clock Uncertainty constraint examples:

```
set_clock_uncertainty 10 -from Clk1 -to Clk2 set_clock_uncertainty 0 -from Clk1 -
fall_to { Clk2 Clk3 } -setup set_clock_uncertainty 4.3 -fall_from { Clk1 Clk2 } -
rise_to *
set_clock_uncertainty 0.1 -rise_from [ get_clocks { Clk1 Clk2 } ] -fall_to { Clk3
Clk4 } -setup
```

set clock uncertainty 5 -rise from Clk1 -to [get clocks {*}]

13.39 set_external_check

SDC command; defines the external setup and hold delays for an input relative to a clock.

set_external_check delay_value -clock clock_ref [-setup] [-hold] input_list

Arguments

delay_value

Specifies the external setup or external hold delay in nanoseconds. This time represents the amount of time available inside the FPGA for the specified input after a clock edge.

-clock clock_ref

Specifies the reference clock to which the specified external check is related. This is a mandatory argument.

-setup or -hold

Specifies that delay_value refers to the setup/hold check at the specified input. This is a mandatory argument if –hold is not used. You must specify either -setup or -hold option.

input_list

Provides a list of input ports in the current design to which delay_value is assigned. If you need to specify more than one object, enclose the objects in braces ({}).

Supported Families

SmartFusion2, IGLOO2, RTG4

Description

The set_external_check command specifies the external setup and hold times on input ports relative to a clock edge. This usually represents a combinational path delay from the input port to the clock pin of a register internal to the

current design. For in/out (bidirectional) ports, you can specify the path delays for both input and output modes. The tool uses external setup and external hold times for paths starting at primary inputs.

A clock is a singleton that represents the name of a defined clock constraint. This can be an object accessor that will refer to one clock. For example:

[get_clocks {system_clk}] [get_clocks {sys*_clk}]

Examples

The following example sets an external setup check of 12 ns and an external hold check of 6 ns for port data_in relative to the rising edge of CLK1:

set_external_check 12 -clock [get_clocks CLK1] -setup [get_ports data_in]
set external check 6 -clock [get clocks CLK1] -hold [get ports data in]

See Also

SDC Syntax Conventions

13.40 set_min_delay

SDC command; specifies the minimum delay for the timing paths.

set min delay delay value [-from from list] [-to to list]

Arguments

delay value

Specifies a floating point number in nanoseconds that represents the required minimum delay value for specified paths.

- · If the path starting point is on a sequential device, the tool includes clock skew in the computed delay.
- If the path starting point has an input delay specified, the tool adds that delay value to the path delay.
- If the path ending point is on a sequential device, the tool includes clock skew and library setup time in the computed delay.
- If the ending point has an output delay specified, the tool adds that delay to the path delay.

-from from_list

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

-to to_list

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

Supported Families

SmartFusion2, IGLOO2, RTG4

Description

This command specifies the required minimum delay for timing paths in the current design. The path length for any startpoint in from_list to any endpoint in to_list must be less than delay_value.

The tool automatically derives the individual minimum delay targets from clock waveforms and port input or output delays. For more information, refer to the <u>create_clock</u>, <u>set_input_delay</u>, and <u>set_output_delay</u> commands.

The minimum delay constraint is a timing exception. This constraint overrides the default single cycle timing relationship for one or more timing paths. This constraint also overrides a multicycle path constraint.

Examples

The following example sets a minimum delay by constraining all paths from ff1a:CLK or ff1b:CLK to ff2e:D with a delay less than 5 ns:

set min delay 5 -from {ffla:CLK fflb:CLK} -to {ff2e:D}

The following example sets a minimum delay by constraining all paths to output ports whose names start by "out" with a delay less than 3.8 ns:

set_min_delay 3.8 -to [get_ports out*]

Note: The -through option in the set_min_delay SDC command is not supported.

See Also

SDC Syntax Conventions

13.41 Organize Source Files Dialog Box – Synthesis

The Organize Source Files dialog box enables you to set the source file order in the Libero SoC.

Click the Use list of files organized by User radio button to Add/Remove source files for the selected tool.

To specify the file order:

- In the Design Flow window under Implement Design, right-click Synthesize and choose Organize Input Files
 > Organize Source Files. The Organize Source Files dialog box appears.
 - 1.1. Click the **Use list of files organized by User** radio button to Add/Remove source files for the selected tool.
- 2. Select a file and click the Add or Remove buttons as necessary. Use the Up and Down arrows to change the order of the Associated Source files.
 - 2.1. Click **OK**.

Figure 13-42. Organize Source Files Dialog Box

irganize Source files of alpha_proj2 for S	ynthesize tool			
k to select a Source file in the project, and use	the Add button to pass the file	e to the tool.		
the Remove button to remove Source files.				
the Up/Down arrow buttons to specify the ord	er of the Source files when th	ey're passed to the tool.		
list of files organized by				
C Libero (default list)				
G User				+
			8	
Source files in the project	Origin	_	Associated Source files	Qrigin
hdl_v10_1.v	User		1 custom_apb_peripheral.v	User
		1		
		Add +		
		+ Remove		
Help				OK Cance

13.42 Specify I/O States During Programming Dialog Box

The I/O States During Programming dialog box enables you to specify <u>custom settings</u> for I/Os in your programming file. This is useful if you want to set an I/O to drive out specific logic, or if you want to use a custom I/O state to manage settings for each Input, Output Enable, and Output associated with an I/O.

Load from File

Load from file enables you to load an I/O Settings (*.ios) file. You can use the IOS file to import saved custom settings for all your I/Os. The exported IOS file have the following format:

- Used I/Os have an entry in the IOS file with the following format: set_prog_io_state -portName {<design_port_name>} -input <value> -outputEnable <value> - output <value>
- Unused I/Os have an entry in the IOS file with the following format: set_prog_io_state -pinNumber {<device_pinNumber>} -input <value> -outputEnable
 <value> - output <value>

Where <value> is:

- 1 I/O is set to drive out logic High
- 0 I/O is set to drive out logic Low
 - Last_Known_State: I/O is set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming
 - Z Tri-State: I/O is tristated

Save to file

Saves your I/O Settings File (*.ios) for future use. This is useful if you set custom states for your I/Os and want to use them again later in conjunction with a PDC file.

Port Name

Lists the names of all the ports in your design.

Macro Cell

Lists the I/O type, such as INBUF, OUTBUF, PLLs, etc.

Pin Number

Pin Number

The package pin associate with the I/O.

I/O State (Output Only)

Your custom I/O State set during programming. This heading changes to Boundary Scan Register if you select the BSR Details check box; see the <u>Specifying I/O States During Programming - I/O States and BSR Details</u> help topic for more information on the BSR Details option.

Port Name	Macro Cell	Pin Number	1/O State (Output Only)
BIST	ADLIB:INBUF	T2	1
BYPASS_IO	ADLIB:INBUF	K1	1
CLK	ADLIB:INBUF	B1	1
ENOUT	ADLIB:INBUF	J16	1
LED	ADLIB:OUTBUF	M3	0
MONITOR[0]	ADLIB:OUTBUF	B5	0
MONITOR[1]	ADLIB:OUTBUF	C7	Z
MONITOR[2]	ADLIB:OUTBUF	D9	Z
MONITOR[3]	ADLIB:OUTBUF	D7	Z
MONITOR[4]	ADLIB:OUTBUF	A11	Z
OEa	ADLIB:INBUF	E4	Z
ОЕЬ	ADLIB:INBUF	F1	Z
OSC_EN	ADLIB:INBUF	К3	Z
PAD[10]	ADLIB:BIBUF_LVCMOS33U	M8	Z
PAD[11]	ADLIB:BIBUF_LVCMOS33D	R7	Z
PAD[12]	ADLIB:BIBUF_LVCMOS33U	D11	Z
PAD[13]	ADLIB:BIBUF_LVCMOS33D	C12	Z
PAD[14]	ADLIB:BIBUF_LVCMOS33U	R6	Z

Figure 13-43. I/O States During Programming Dialog Box

13.43 Specifying a False Path Constraint

You set options in the Set False Path Constraint dialog box to define specific timing paths as false.

To specify False Path constraints:

- 1. Add the constraint in the Editable Constraints Grid or open theSet False Path Constraint dialog box. You can do this by using one of the following methods:
 - From the Constraints drop-down menu, choose False Path.

- Click the kicon.

- From the Constraints Browser, choose False Path.
- Right-click False Path in the Constraint Browser and choose Add False Path Constraint. The Set False Path Constraint dialog box appears.

Libero SoC[®] v2021.1 References

Figure 13-44.	Set False	Path Constraint	Dialog Box
---------------	-----------	-----------------	------------

Set False Path Constraint	2
irom :	
	<u>^</u>
	-
(- F
rough :	
	*
<	
	*
	*
e	¥
omment :	
Help	OK Cancel

2. Specify the **From** pin(s). Click the **Browse** button next to **From** to open the Select Source Pins for False Path Constraint dialog box.

Type:	Pattern :			Search
All Register Clock Pins	•] [Search
Available Pins:				
DFN1_0/CLK DFN1_1/CLK FCCC_C0_0/FCCC_C0_0/CCC FCCC_C0_0/FCCC_C0_0/CCC				
FCCC_C0_0/FCCC_C0_0/CCC FCCC_C0_0/FCCC_C0_0/CCC FCCC_C0_0/FCCC_C0_0/CCC	_INST/CLK1_PAD			
FCCC_C0_0/FCCC_C0_0/CCC	_INST/CLK1_PAD	Remove	Remo	
FCCC_C0_0/FCCC_C0_0/CCC FCCC_C0_0/FCCC_C0_0/CCC	_INST/CLK1_PAD _INST/CLK2	Remove	Remo	
FCCC_C0_0/FCCC_C0_0/CCC FCCC_C0_0/FCCC_C0_0/CCC Add	_INST/CLK1_PAD _INST/CLK2	Remove	Remo	/e Al

Figure 13-45.	Select Source F	Pins for Fals	e Path Cons	traint Dialog Box
1 19410 10 40.	001001 0001 00 1			and blaidg box

- 3. Use **Filter available pins** to narrow the pin list based on the selected **Type** and **Pattern**. Select the pin(s) from the **Available Pins** list. You can select multiple pins in this window.
- 4. Click Add or Add All to add the pins from the Available Pins list to the Assigned Pins list. Click Remove or Remove All to remove the pins from the Assigned Pins list.
- 5. Select the pins from the **Assigned Pins** list and click **OK**. The **Set False Path Constraint** dialog box displays the updated **From** pin(s) list.
- 6. Click the **Browse** button for **Through** and **To** and add the appropriate pin(s). The displayed list shows the pins reachable from the previously selected pin(s) list.
- 7. Enter comments in the **Comment** section.
- 8. Click OK.

The False Path constraints to the Constraints List in the Timing Constraints Editor.

13.44 Specifying a Maximum Delay Constraint

You set options in the <u>Set Maximum Delay Constraint</u> dialog box to relax or to tighten the original clock constraint requirement on specific paths.

To specify Max delay constraints:

- 1. Add the constraint in the <u>Editable Constraints Grid</u> or open the <u>Set Maximum Delay Constraint</u> dialog box using one of the following methods:
 - Click the kicon in the Constraints Editor.
 - From the Constraints Browser, choose **Max Delay**.
 - Choose Max Delay from the Constraints drop-down menu (Constraints > MaxDelay).
 - From the Max Delay Constraints Table, right-click any row and choose Add Maximum Delay Constraint.

The Set Maximum Delay Constraint dialog box appears (as shown below).

Set Maximum Delay Constraint	? ×
Maximum delay : 0.000 ns	
From :	
	·
Through :	
	A
	[
4	•
fo :	
	-
*	*
Comment :	
Help	OK Cancel

Figure 13-46. Set Maximum Delay Constraint Dialog Box

- 1. Specify the delay in the **Maximum delay** field.
 - 1.1. Specify the **From** pin(s). Click the **Browse** button next to **From** to open the Select Source Pins for Max Delay Constraint dialog box (as shown below).

Libero SoC[®] v2021.1 References

Type : Input Ports	Pattern :		Search
Available Pins:			
D			
Add	Add All	Remove	Remove All
Add Assigned Pins:	Add All	Remove	Remove All
	Add All	Remove	Remove All
Assigned Pins:	Add Ali	Remove	Remove All

Figure 13-47. Select Source Pins for Max Delay Constraint Dialog Box

- 1.2. Use **Filter available pins** to narrow the pin list based on the selected **Type** and **Pattern**. Select the pin(s) from the **Available Pins** list. You can select multiple pins in this window.
 - 1.2.1. Click Add or Add All to add the pins from the Available Pins list to the Assigned Pins list. Click Remove

or **Remove All** to remove the pins from the **Assigned Pins** list.

- 1.2.2. Select the pins from the **Assigned Pins** list and click **OK**. The **Set Maximum Delay Constraint** dialog box displays the updated **From** pin(s) list.
- 1.3. Click the **Browse** button for **Through** and **To** and add the appropriate pin(s). The displayed list shows the pins reachable from the previously selected pin(s) list.
 - 1.3.1. Enter comments in the **Comment** section.
 - 1.3.2. Click **OK**.

SmartTime adds the maximum delay constraints to the Constraints List in the SmartTime Constraints Editor.

13.45 Specifying a Minimum Delay Constraint

You set options in the <u>Set Minimum Delay Constraint</u> dialog box to relax or to tighten the original clock constraint requirement on specific paths.

To specify Min delay constraints:

- 1. Open the <u>Set Minimum Delay Constraint</u> dialog box using one of the following methods:
 - Click the icon in the Constraints Editor.
 - From the Constraints Browser, choose Min Delay.
 - Choose Min Delay from the Constraints drop-down menu (Constraints > MinDelay).
 - Right click on any row in the Min Delay Constraints Table and select Add Minimum Delay Constraint.

The Set Minimum Delay Constraint dialog box appears (as shown below).

Set Minimum Delay Constraint	8
Minimum delay : 0.000 ns	
< Through :	•
	^
To :	
·	
Comment :	
Help	OK Cancel

Figure 13-48. Set Minimum Delay Constraint Dialog Box

- 1. Specify the delay in the **Minimum delay** field.
 - 1.1. Specify the **From** pin(s). Click the **Browse** button next to **From** to open the Select Source Pins for Min Delay Constraint dialog box (as shown below).

Libero SoC[®] v2021.1 References

Type : All Register Clock Pins	Pattern :		Search
Available Pins:			
DFN1_1/CLK FCCC_C0_0/FCCC_C0_0/CC	C_INST/CLK0		
FCCC_C0_0/FCCC_C0_0/CC FCCC_C0_0/FCCC_C0_0/CC FCCC_C0_0/FCCC_C0_0/CC FCCC_C0_0/FCCC_C0_0/CC	C_INST/CLK0_PAD C_INST/CLK1_PAD C_INST/CLK2_PAD		
FCCC_C0_0/FCCC_C0_0/CC FCCC_C0_0/FCCC_C0_0/CC FCCC_C0_0/FCCC_C0_0/CC	C_INST/CLK0_PAD C_INST/CLK1_PAD C_INST/CLK2_PAD	Remove	Remove Al
FCCC_C0_0/FCCC_C0_0/CC FCCC_C0_0/FCCC_C0_0/CC FCCC_C0_0/FCCC_C0_0/CC FCCC_C0_0/FCCC_C0_0/CC	C_INST/CLK0_PAD C_INST/CLK1_PAD C_INST/CLK2_PAD C_INST/CLK3	Remove	Remove Al

Figure 13-49. Select Source Pins for Min Delay Constraint Dialog Box

- 1.1.1. Use **Filter available pins** to narrow the pins list based on the selected **Type** and **Pattern**. Select the pin(s) from the **Available Pins** list. You can select multiple pins in this window.
- 1.1.2. Click Add or Add All to add the pins from the Available Pins list to the Assigned Pins list. Click Remove

or Remove All to remove the pins from the Assigned Pins list.

- 1.1.2.1. Select the pins from the **Assigned Pins** list and click **OK**. The **Set Minimum Delay Constraint** dialog box displays the updated **From** pin(s) list.
- 1.2. Click the **Browse** button for **Through** and **To** and add the appropriate pin(s). The displayed list shows the pins reachable from the previously selected pin(s) list.
 - 1.2.1. Enter comments in the **Comment** section.

1.2.2. Click **OK**.

The minimum delay constraints are added to the Constraints List.

13.46 Specifying a Multicycle Constraint

You set options in the <u>Set Multicycle Constraint</u> dialog box to specify paths that take multiple clock cycles in the current design.

To specify multicycle constraints:

- 1. Add the constraint in the <u>Editable Constraints Grid</u> or open the <u>Set Multicycle Constraint</u> dialog box using one of the following methods:
 - From the Timing Constraints Editor, choose **Constraint > MultiCycle**.
 - Click the icon.
 - From the Constraints Browser, choose **Multicycle**.

• Right-click the **Multicycle** option in the Constraint Browser and select **Add Multicycle Path Constraint**. The Set Multicycle Constraint dialog box appears (as shown below).

Figure 13-50. Set Multicycle Constraint Dialog Box

*
3
^
>
^
~
>

- 2. Specify the number of cycles in the Setup Path Multiplier.
- 1. Specify the **From** pin(s). Click the **Browse** button next to **From** to open the Select Source Pins for Multicycle Constraint dialog box (as shown below).

Libero SoC[®] v2021.1 References

Type : Clock Pins	Pattern :		Search
Available Pins:			
CLK0_PAD FCCC_C0_0/FCCC_C0_0/CC	C_INST/GL0		
		Remove	Remove Al
Add	Add All		Trainers ris
	Add All		
Add Assigned Pins:	Add All		
	Add All		

Figure 13-51. Select Source Pins for Multicycle Constraint Dialog Box

- 1. Use **Filter available pins** to narrow the pin list based on the selected **Type** and **Pattern**. Select the pin(s) from the **Available Pins** list. You can select multiple pins in this window.
- 2. Click Add or Add All to add the pins from the Available Pins list to the Assigned Pins list. Click Remove or Remove All to remove the pins from the Assigned Pins list.
 - 2.1. Select the pins from the **Assigned Pins** list and click **OK**. The **Set Multicycle Constraint** dialog box displays the updated **From** pin(s) list.
 - 2.1.1. Click the browse button for **Through** and **To** and add the appropriate pins. The displayed list shows the pins reachable from the previously selected pin(s) list
 - 2.1.2. Enter comments in the **Comment** section.
 - 2.1.3. Click **OK**. The Timing Constraints Editor adds the multicycle constraints to the Constraints List.

13.47 Specifying Disable Timing Constraint

Use disable timing constraint to specify the timing arcs being disabled.

To specify the disable timing constraint:

- 1. Add the constraint in the <u>Editable Constraints Grid</u> or open the <u>Set Constraint to Disable Timing Arcs Dialog</u> <u>Box</u> using one of the following methods:
 - From the Timing Constraints Editor, choose **Constraints Menu > Disable Timing.**
 - Click the icon in the Constraints Editor.
 - In the Constraints Editor, right-click **Disable Timing** and choose **Add Disable Timing Constraints**.
- 1. Select an instance from your design.

- 1.1. Select whether you want to exclude all timing arcs in the instance or if you want to specify the timing arc to exclude. If you selected specify timing arc to exclude, select a from and to port for the timing arc.
 - 1.1.1. Enter any comments to be attached to the constraint.
- Click OK. The new constraint appears in the constraints list.
 Note: When you choose Save from the File menu, the newly created constraint is saved in the database.

13.48 Specifying Clock Constraints

Specifying clock constraints is the most effective way to constrain and verify the timing behavior of a sequential design. Use clock constraints to meet your performance goals.

To specify a clock constraint:

- 1. Add the constraint in the <u>editable constraints grid</u> or open the <u>Create Clock Constraint</u> dialog box using one of the following methods:
 - Click the icon in the Constraints Editor.
 - Right-click the Clock in the Constraint Browser and choose Add Clock Constraint.
 - Double-click Clock in the Constraint Browser.
 - Choose Clock from the Constraints drop-down menu (Constraints > Clock) The Create Clock Constraint dialog box appears (as shown below).

Figure 13-52. Create Clock Constraint Dialog Box

Clock Name :			Clock Source :		
	Pe	riod :	ns	Hr Frequency:	Mh
F	aÎ			1	
Offset :	Duty cycle				
()tteat -	Duty cycl				
0.000 ns	50.0000	%			
	50.0000				
0.000 ns	50.0000				
0.000 ns	50.0000				

2. Select the pin to use as the clock source. You can click the **Browse** button to display the <u>Select Source Pins</u> <u>for Clock Constraint Dialog Box</u> (as shown above).


Note: Do not select a source pin when you specify a virtual clock. Virtual clocks can be used to define a clock outside the FPGA that is used to synchronize I/Os.

Use the Choose the Clock Source Pin dialog box to display a list of source pins from which you can choose. By default, it displays the explicit clock sources of the design. To choose other pins in the design as clock source pins, select **Filter available objects - Pin Type** as **Explicit clocks**, **Potential clocks**, **All Ports**, **All Pins**, **All Nets**, **Pins on clock network**, or **Nets in clock network**. To display a subset of the displayed clock source pins, you can create and apply a filter.

Multiple source pins can be specified for the same clock when a single clock is entering the FPGA using multiple inputs with different delays. Click **OK** to save these dialog box settings.

- 1. Specify the Period in nanoseconds (ns) or Frequency in megahertz (MHz).
- 2. Modify the **Clock Name**. The name of the first clock source is provided as default.

- 3. Modify the **Duty cycle**, if needed.
- 4. Modify the **Offset** of the clock, if needed.
- 5. Modify the first edge direction of the clock, if needed.
- 6. Select the check box for Add this clock to an existing one with the same source, if needed.
- 7. Click **OK**. The new constraint appears in the Constraints List.
 - Figure 13-53. Timing Constraint View



Note: When you choose File > Save, saves the newly created constraint in the database.

13.49 Specifying Generated Clock Constraints

Specifying a generated clock constraint enables you to define an internally generated clock for your design and verify its timing behavior. Use generated clock constraints and <u>clock constraints</u> to meet your performance goals.

To specify a generated clock constraint:

- 1. Open the Create Generated Clock Constraint dialog box using one of the following methods:
 - Click the icon.
 - Right-click the Generated Clock in the Constraint Browser and choose Add Generated Clock.
 - Double-click the Generated Clock Constraints grid. The Create Generated Clock Constraint dialog box appears (as shown below).

Create Generated Clock Constraint	7
Reference Pin:	Clock Pin:
Generated Clock Name :	
The generated frequency is such that :	
f(dock) = f(reference) *	/]1
○ The generated dock edges are based on the reference edges :	Edges (example : 1 3 5)
	Edge Shift (example: 0.0 0.5 1.0)
The generated waveform is the same as 💌 the refer	rence waveform.
An External feedback is used to generate the clock.	Phase shift is applied by PLL.
	Phase shift : 0.00 degree
Add this clock to existing one with same source Master Clock:]
Comment :	
Help	OK Cance

Figure 13-54. Create Generated Clock Constraint

1. Select a **Clock Pin** to use as the generated clock source. To display a list of available generated clock source pins, click the **Browse** button. The <u>Select Generated Clock Source</u> dialog box appears (as shown below).

Libero SoC[®] v2021.1 References

Select a type and pattern to start	a search		
Filter available pins :			
Pin Type :	Pattern :		
All Register Output Pins	•	Filte	er 🛛
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awr	s/currState[0]/Q	~
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awr	s/currState[1]/Q	
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awr	s/holdDat[18]/Q	
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awr	s/holdDat[19]/Q	
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awr	s/holdDat[20]/Q	
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awr	s/holdDat[21]/Q	
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awr	s/holdDat[23]/Q	
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awr	s/holdDat[24]/Q	
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awr	s/holdDat[25]/Q	
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awr	s/holdDat[26]/Q	
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awr	s/holdDat[27]/Q	
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awr	s/holdDat[28]/Q	
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awr	s/holdDat[29]/Q	
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awr	s/holdDat[30]/Q	
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awr	s/holdDat[31]/Q	
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awr	s/holdDat[32]/Q	
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgsl/genblk1.awr	s/holdDat[33]/Q	
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rqsl/qenblk1.awr	s/holdDat[34]/Q	~
<			>

Figure 13-55. Select Generated Clock Source Dialog Box

- 1. Specify a **Reference Pin**. To display a list of available clock reference pins, click the **Browse** button. The <u>Select Generated Clock Reference</u> dialog box appears.
- 1. Specify the Generated Clock Name (optional).
 - 1.1. Specify the values to calculate the generated frequency: a multiplication factor and/or a division factor (both positive integers).
 - 1.2. Specify the orientation of the generated clock edges based on the reference edges by entering values for the edges and the edge shifts. This is optional.
 - 1.3. Specify the first edge of the generated waveform either same as or inverted with respect to the reference waveform.
- 2. Specify the PLL output and PLL feedback pins if an External feedback is used to generate the clock.
- 3. Specify the Phase shift applied by the PLL in degrees.
- 4. Specify the Master Clock if you want to add this to an existing one with the same source.
- 5. Click **OK**. The new constraint appears in the Constraints List. Tip: From the **File** menu, choose **Save** to save the newly created constraint in the database.

13.50 Specifying I/O States During Programming - I/O States and BSR Details

The I/O States During Programming dialog box enables you to set custom I/O states prior to programming.

I/O State (Output Only)

Sets your I/O states during programming to one of the values shown in the list below.

- 1 I/Os are set to drive out logic High
- 0 I/Os are set to drive out logic Low
 - Last Known State: I/Os are set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming
 - Z Tri-State: I/Os are tristated

When you set your I/O state, the Boundary Scan Register cells are set according to the table below. Use the Show BSR Details option to set custom states for each cell.

Table 13-3. Default I/O Output Settings

Output State	Settings			
	Input	Control (Output Enable)	Output	
Z (Tri-State)	1	0	0	
0 (Low)	1	1	0	
1 (High)	0	1	1	
Last_Known_State	Last_Known_State	Last_Known_State	Last_Known_State	

Table Key:

- 1 High: I/Os are set to drive out logic High.
- 0 Low: I/Os are set to drive out logic Low.
- Last_Known_State I/Os are set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming.
- Boundary Scan Registers Enabled with Show BSR Details.

Sets your I/O state to a specific output value during programming AND enables you to customize the values for the Boundary Scan Register (Input, Output Enable, and Output). You can change any Don't Care value in Boundary Scan Register States without changing the Output State of the pin (as shown in the table below).

For example, if you want to Tri-State a pin during programming, set Output Enable to 0; the Don't Care indicates that the other two values are immaterial. If you want a pin to drive a logic High and have a logic 1 stored in the Input Boundary scan cell during programming, you may set all the values to 1.

Table 13-4. BSR Details I/O Output Settings

Output State	Settings				
	Input	Output Enable	Output		
Z (Tri-State)	Don't Care	0	Don't Care		
0 (Low)	Don't Care	1	0		
1 (High)	Don't Care	1	1		
Last Known State	Last State	Last State	Last State		

Table Key:

- 1 High: I/Os are set to drive out logic High
- 0 Low: I/Os are set to drive out logic Low
- Don't Care Don't Care values have no impact on the other settings.
- Last_Known_State Sampled value: I/Os are set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming

		1	Boun	dary Scan Re	nisters
Port Name	Macro Cell	Pin Number	Input	Output Enable	Output
BIST	ADLIB:INBUF	T2	0	1	1
BYPASS_IO	ADLIB:INBUF	K1	0	1	1
CLK	ADLIB:INBUF	B1	0	1	1
ENOUT	ADLIB:INBUF	J16	0	1	1
LED	ADLIB:OUTBUF	M3	1	1	0
MONITOR[0]	ADLIB:OUTBUF	B5	1	1	0
MONITOR[1]	ADLIB:OUTBUF	C7	1	0	0
MONITOR[2]	ADLIB:OUTBUF	D9	1	0	0
MONITOR[3]	ADLIB:OUTBUF	D7	1	0	0
MONITOR[4]	ADLIB:OUTBUF	A11	1	0	0
OEa	ADLIB:INBUF	E4	1	0	0
ОЕЬ	ADLIB:INBUF	F1	1	0	0
OSC_EN	ADLIB:INBUF	К3	1	0	0
PAD[10]	ADLIB:BIBUF_LVCMOS33U	M8	1	0	0
PAD[11]	ADLIB:BIBUF_LVCMOS33D	R7	1	0	0
PAD[12]	ADLIB:BIBUF_LVCMOS33U	D11	1	0	0
PAD[13]	ADLIB:BIBUF_LVCMOS33D	C12	1	0	0
PAD[14]	ADLIB:BIBUF_LVCMOS33U	R6	1	0	0

Figure 13-56. Boundary Scan Registers Settings

13.51 Stimulus Hierarchy

To view the Stimulus Hierarchy, from the **View** menu choose **Windows > Stimulus Hierarchy**.

The Stimulus Hierarchy tab displays a hierarchical representation of the stimulus and simulation files in the project. The software continuously analyzes and updates files and content. The tab (see figure below) displays the structure of the modules and component stimulus files as they relate to each other.

Figure 13-57. Stimulus Hierarchy Dialog Box

ulus Hierarchy		
uild Hierarchy	Show: Components 💌	Show Root Testbench
🖨 🎁 work		
🕀 🗎 test	bnch (testbnch.v) [work]	
. E ₿	COREUART_comp_COREUART_com	p_0_COREUART (CoreUART.v) [work]
	bench (testbench.v) [work]	
Ð 🗎	FIFO_CDC_FIFO_CDC_0_COREFIFO (COREFIFO.v) [work]
	clock_driver (clock_driver.v) [work]	
	elab0:fifo_driver (fifo_driver.v) [work	c]
	elab0:fifo_monitor (fifo_monitor.v) [[work]
	elab0:g4_dp_ext_mem (g4_dp_ext_m	
🕀 🗎 Test	PRBS (Test_PRBS.v) [work]	
- 🗎 MEN	M_WeqR (MEM_WeqR.v) [work]	
	dp_ext_mem (g4_dp_ext_mem.v) [wo	ork]
	monitor (fifo_monitor.v) [work]	
	driver (fifo_driver.v) [work]	
	reset_pf_tb (corereset_pf_tb.v) [worl	k]
server and the server of the s	DL Stimulus Files	

Expand the hierarchy to view stimulus and simulation files. Right-click an individual component and choose **Show Module** to view the module for only that component.

Select **Components**, instance or **Modules** from the **Show** drop-down list to change the display mode. The Components view displays the stimulus hierarchy; the modules view displays HDL modules and stimulus files.

The file name (the file that defines the module or component) appears in parentheses. Click **Show Root Testbenches** to view only the root-level testbenches in your design.

Right-click and choose **Properties**; the Properties dialog box displays the path name, created date, and last modified date.

All integrated source editors are linked with the SoC software; if you modify a stimulus file the Stimulus Hierarchy automatically updates to reflect the change.

To open a stimulus file:

- Double-click a stimulus file to open it in the HDL text editor.
- Right-click and choose **Delete from Project** to delete the file from the project. Right-click and choose **Delete from Disk and Project** to remove the file from your disk.

Icons in the Hierarchy indicate the type of component and the state, as shown in the table below.

Table 13-5. Design Hierarchy Icons

lcon	Description
SD	SmartDesign component
() SD	SmartDesign component with HDL netlist not generated
SD 78	SmartDesign testbench
<mark>€</mark> \$₽	SmartDesign testbench with HDL netlist not generated
IP	IP core was instantiated into SmartDesign but the HDL netlist has not been generated
<u>الله</u>	HDL netlist

13.52 Timing Exceptions Overview

Use timing exceptions to overwrite the default behavior of the design path. Timing exceptions include:

- Setting multicycle constraint to specify paths that (by design) will take more than one cycle.
 - Setting a false path constraint to identify paths that must not be included in the timing analysis or the optimization flow.
 - Setting a maximum/minimum delay constraint on specific paths to relax or to tighten the original clock constraint requirement.

13.53 Admin Profile Tool

Figure 13-58. Admin Profile Tool Dialog Box

0		Admin Profile Tool	_ 🗆 X
 Tools Synthesis Simulation Identify Debugger Vault location 	Admin Profile for Simul Name Tool intergration Location	stion Simulation_admin ModelSim Pro Edition \$install\$/ModelSim Libero SoC Design Suite installation	
Help			OK Cancel

This allows the users a way to use same set of tools and same vault location if Libero SoC is invoked from the same installed location. An admin (the person who generally takes care of Libero SoC installation) creates an admin profile. This profile will be common to all the users who are using Libero SoC from the same installed location. Individual users do not need to have to create the tool profile and vault location.

To create an admin profile, user needs to invoke adminProfile.exe from Libero/Designer/bin location. This admin profile will be common to all users who are using Libero SoC from the installed path, by providing the following values:

- Synplify location
- Modelsim location
- Vault location
- Any other tool mentioned in admin profile utility

Note: It is not mandatory for the user to create admin profile. If the user skips the creation of admin profile, the tool will continue to work normally.

If the user wishes to create admin profile, all the fields in the dialog box must entered correctly. The vault location provided during admin profile creation will have precedence and will be used by all the other users.

13.53.1 Vaults and tools location

Vault location: Location of megavault consisting of all the cores for the current Libero SoC version must be mentioned.

Tools location: Correct tool executable location must be entered which is accessible by all users of Libero SoC.

Using admin profile, users will also have an option to use Libero SoC provided tools (which are a part of Libero SoC Design Suite) by selecting the **Use the tool from Libero SoC Design Suite installation** option. In this case, location of specific tools will be used from Libero SoC installation.

13.54 Tool Profiles Dialog Box

The Tool Profiles dialog box enables you to add, edit, or delete your project tool profiles. Each Libero SoC project can have a different profile, enabling you to integrate different tools with different projects. The following table shows the supported tool versions in this release.

Table 13-6. Table for supported tool versions

ΤοοΙ	Supported Version
Modelsim ME	2020.3
Modelsim ME Pro	2020.3
Synplify Pro ME	Q2020.03M SP1
Identify ME	Q2020.03M SP1

To set or change your tool profile:

- 1. From the **Project** menu, choose **Tool Profiles**. Select the type of tool you wish to add.
 - To add a tool: Select the tool type and click the Add button. Fill out the tool profile and click OK.
 - To change a tool profile: After selecting the tool, click the Edit button to select another tool, change the tool name, or change the tool location.
 - To remove a tool from the project: After selecting a tool, click the **Remove** button.
- 2. When you are done, click **OK**.

Figure 13-59. Libero SoC Tool Profiles Dialog Box

Synthe	Synthesis profiles				
Active Nam		Name	Path		
	8	Symplify Pro ME	D: Wicrosem/Libero 11. 7(\)/Symplify \(bin)/pymplify_pro.exe		
0		symplify_betch	Y: \production\Gynopsys\Gynplify\pc\synplify_J201503MSP1-2\bin\.		
0		symplifyPF	\\dmS\sqatest5\yeleases\test\Synopsys\Synplify\Synplify_L2016		
0		G5_synplify	\\dm5\pqatest5\releases\test\Synopsys\Synplify\Synplify_L2016		
	Activ ©	Active ©	Active Name Active Name Synolify Pro Mt Synolify_betch SynolifyPF		

The tool profile with the padlock icon indicates that it is a pre-defined tool profile (the default tool that comes with the Libero SoC Installation.)

To export the tool profile and save it for future use, click the **Export Tool Profiles** dialog box and save the tool profile file as a tool profile *.ini file. The tool profile *.ini file can be imported into a Libero SoC project (**File > Import > Others**) and select Tool Profiles (*.ini) in the File Type pull-down list.

13.55 User Preferences Dialog Box – Design Flow Preferences

This dialog box allows you to set your personal preferences for how Libero SoC manages the design flow across the projects you create.

Figure 13-60.	Preferences Dial	oa Box – Desiar	Flow Preferences

Preferences	? ×
Software update Log window Startup Internet Access Text editor IP Cores Design Flow Proxy	Constraint flow Constraint flow Warn me when derived timing constraints generation override existing constraints (enhanced constraint flow) Design flow rule checks Warn me when Firmware application must be recompiled because of hardware configuration changes. Warn me when I/Os are not all assigned and locked before programming data generation. SmartDesign generation options Generate recursively Generate non-recursively Energy Energy
Help	OK Cancel

Constraint Flow

Warn me when derived timing constraints generation override existing constraints.
 Libero SoC can generate/derive timing constraints for known hardware blocks and IPs such as SERDES, CCC, MSS/HPMS. Check this box to have Libero SoC pop up a warning message when the generated timing constraints for these blocks override the timing constraints you set for these blocks. This box is checked by default.

Design Flow Rule Checks

 Warn me when Firmware applications must be recompiled because of hardware configuration changes.

Check this box if you want Libero SoC to display a warning message. This box is checked by default.

Warn me when I/Os are not all assigned and locked before programming data generation.
 I/Os should always be assigned and locked before programming data generation. Check this box if you want Libero SoC to display a warning message. This box is checked by default.

SmartDesign Generation Options

- Generate recursively

In this mode, all subdesigns must be successfully generated before a parent can be generated. An attempt to generate a SmartDesign results in an automatic attempt to generate all subdesigns.

- Generate non-recursively

In this mode, the generation of only explicitly selected SmartDesigns is attempted. The generation of a design can be marked as successful even if a subdesign is ungenerated (either never attempted or unsuccessful).

Note: These preferences are stored on a per-user basis across multiple projects; they are not project-specific.

13.56 Synopsys Design Constraints (SDC)

Synopsys Design Constraints (SDC) is a Tcl-based format used by Synopsys tools to specify the design intent, including the timing and area constraints for a design. Microchip tools use a subset of the SDC format to capture supported timing constraints. Any timing constraint that you can enter using Designer tools can also be specified in an SDC file.

Use the SDC-based flow to share timing constraint information between Microchip tools and third-party EDA tools.

Libero SoC[®] v2021.1 References

Table 13-7. SDC Commands

Command	Action
create_clock	Creates a clock and defines its characteristics.
create_generated_clock	Creates an internally generated clock and defines its characteristics.
remove_clock_uncertainty	Removes a clock-to-clock uncertainty from the current timing scenario.
set_clock_latency	Defines the delay between an external clock source and the definition pin of a clock within SmartTime.
set_clock_uncertainty	Defines the timing uncertainty between two clock waveforms or maximum skew.
set_false_path	Identifies paths that are to be considered false and excluded from the timing analysis.
set_input_delay	Defines the arrival time of an input relative to a clock.
set_max_delay	Specifies the maximum delay for the timing paths
set_min_delay	Specifies the minimum delay for the timing paths.
set_multicycle_path	Defines a path that takes multiple clock cycles.
set_output_delay	Defines the output delay of an output relative to a clock.

13.56.1 Libero DesignFlow SDC Commands

SDC Syntax Conventions

The following table shows the typographical conventions that are used for the SDC command syntax.

Table 13-8. Typographical Conventions Used for SDC Commands

Syntax Notation	Description	
command -argument	Commands and arguments appear in Courier New typeface.	
variable	Variables appear in blue, italic <i>Courier</i> New typeface. You must substitute an appropriate value for the variable.	
[-argument value]	Optional arguments begin and end with a square bracket.	

Note: SDC commands and arguments are case sensitive.

Example

The following example shows syntax for the create_clock command and a sample command:

create_clock -period period_value [-waveform edge_list] source create clock -period 7 -waveform {2 4}{CLK1}

Wildcard Characters

You can use the following wildcard characters in names used in the SDC commands:

Wildcard	What it does

Libero SoC® v2021.1

References

١	Interprets the next character literally
*	Matches any string

Note: The matching function requires that you add a backslash (\) before each slash in the pin names in case the slash does not denote the hierarchy in your design.

Special Characters ([], { }, and \)

Square brackets ([]) are part of the command syntax to access ports, pins, and clocks. In cases where these netlist objects names themselves contain square brackets (for example, buses), you must either enclose the names with curly brackets ({}) or precede the open and closed square brackets ([]) characters with a backslash (\). If you do not do this, the tool displays an error message.

For example:

```
create_clock -period 3 clk\[0\]
set max delay 1.5 -from [get pins ff1\[5\]:CLK] -to [get clocks {clk[0]}]
```

Although not necessary, Microchip recommends the use of curly brackets around the names, as shown in the following example:

set false path -from {data1} -to [get pins {reg1:D}]

In any case, the use of the curly bracket is mandatory when you have to provide more than one name. For example:

set false path -from {data3 data4} -to [get pins {reg2:D reg5:D}]

Entering Arguments on Separate Lines

If a command needs to be split on multiple lines, each line except the last must end with a backslash (\) character as shown in the following example:

set_multicycle_path 2 -from \ [get_pins {reg1*}] \

-to {reg2:D}

13.56.1.1 create_clock

SDC command; creates a clock and defines its characteristics.

create_clock -name clock_name -add -period period_value [-waveform edge_list] source

Arguments

-name clock_name

Specifies the name of the clock constraint. This parameter is required for virtual clocks when no clock source is provided.

-add

Specifies that a new clock constraint is created at the same source as the existing clock without overriding the existing constraint. The name of the new clock constraint with the -add option must be different than the existing clock constraint. Otherwise, it will override the existing constraint, even with the -add option. The -name option must be specified with the -add option.

-period period_value

Specifies the clock period in nanoseconds. The value you specify is the minimum time over which the clock waveform repeats. The period_value must be greater than zero.

-waveform edge list

Specifies the rise and fall times of the clock waveform in ns over a complete clock period. There must be exactly two transitions in the list, a rising transition followed by a falling transition. You can define a clock starting with a falling edge by providing an edge list where fall time is less than rise time. If you do not specify -waveform option, the tool creates a default waveform, with a rising edge at instant 0.0 ns and a falling edge at instant (period_value/2)ns.

source

Specifies the source of the clock constraint. The source can be ports or pins in the design. If you specify a clock constraint on a pin that already has a clock, the new clock replaces the existing one. Only one source is accepted. Wildcards are accepted as long as the resolution shows one port or pin.

Supported Families

SmartFusion2, IGLOO2, RTG4

Description

Creates a clock in the current design at the declared source and defines its period and waveform. The static timing analysis tool uses this information to propagate the waveform across the clock network to the clock pins of all sequential elements driven by this clock source.

The clock information is also used to compute the slacks in the specified clock domain that drive optimization tools such as place-and-route.

Exceptions

None

Examples

The following example creates two clocks, one on port CK1 with a period of 6, and the other on port CK2 with a period of 6, a rising edge at 0, and a falling edge at 3:

create clock -name {my user clock} -period 6 CK1

create clock -name {my other user clock} -period 6 -waveform {0 3} {CK2}

The following example creates a clock on port CK3 with a period of 7, a rising edge at 2, and a falling edge at 4:

create clock -period 7 -waveform {2 4} [get ports {CK3}]

The following example creates a new clock constraint clk2, in addition to clk1, on the same source port clk1 without overriding it.

```
create_clock -name clk1 -period 10 -waveform {0 5} [get_ports clk1] create_clock -name
clk2 -add -period 20 -waveform {0 10} [get ports clk1]
```

The following example does not add a new clock constraint, even with the -add option, but overrides the existing clock constraint because of the same clock names.

Note: To add a new clock constraint in addition to the existing clock constraint on the same source port, the clock names must be different.

```
create_clock -name clk1 -period 10 -waveform {0 5} [get_ports clk1] create_clock -name
clk1 -add -period 50 -waveform {0 25} [get ports clk1]
```

Microchip Implementation Specifics

- The -waveform in SDC accepts waveforms with multiple edges within a period. In Microchip design implementation, only two waveforms are accepted.
- SDC accepts defining a clock on many sources using a single command. In Microchip design implementation, only one source is accepted.
- The source argument in SDC create_clock command is optional. This is in conjunction with the -name argument in SDC to support the concept of virtual clocks. In Microchip implementation, source is a mandatory argument as -name and virtual clocks concept is not supported.
- The -domain argument in the SDC create_clock command is not supported.

13.56.1.2 create_generated_clock

```
create_generated_clock -name clock_name [-add] [-master_clock clock_name] -source
reference_pin [-divide_by divide_factor] [-multiply_by multiply_factor] [-invert]
source - pll_output pll_feedback_clock -pll_feedback pll_feedback_input[-edges values]
[-edge_shift values]
```

SDC command; creates an internally generated clock and defines its characteristics.

Arguments

```
-name clock name
```

Specifies the name of the clock constraint. This parameter is required for virtual clocks when no clock source is provided.

-add

Specifies that the generated clock constraint is a new clock constraint in addition to the existing one at the same source. The name of the clock constraint should be different from the existing clock constraint. With this option, -master_clock option and -name options must be specified.

-master_clock clock_name

Specifies the master clock used for the generated clock when multiple clocks fan into the master pin. This option must be used with -add option of the generated clock.

- 1. The master_clock option is used only with the -add option for the generated clocks.
- 2. If there are multiple master clocks fanning into the same reference pin, the first generated clock specified will always use the first master clock as its source clock.
- 3. The subsequent generated clocks specified with the -add option can choose any of the master clocks as their source clock (including the first master clock specified).

-source reference_pin

Specifies the reference pin in the design from which the clock waveform is to be derived.

-divide_by divide_factor

Specifies the frequency division factor. For instance, if the *divide_factor* is equal to 2, the generated clock period is twice the reference clock period.

-multiply_by multiply_factor

Specifies the frequency multiplication factor. For instance, if the *multiply_factor* is equal to 2, the generated clock period is half the reference clock period.

-invert

Specifies that the generated clock waveform is inverted with respect to the reference clock.

source

Specifies the source of the clock constraint on internal pins of the design. If you specify a clock constraint on a pin that already has a clock, the new clock replaces the existing clock. Only one source is accepted. Wildcards are accepted as long as the resolution shows one pin.

-pll_output pll_feedback_clock

Specifies the output pin of the PLL which is used as the external feedback clock. This pin must drive the feedback input pin of the PLL specified using the –pll_feedback option. The PLL will align the rising edge of the reference input clock to the feedback clock. This is a mandatory argument if the PLL is operating in external feedback mode.

-pll_feedback pll_feedback_input

Specifies the feedback input pin of the PLL. This pin must be driven by the output pin of the PLL specified using the -pll_output option. The PLL will align the rising edge of the reference input clock to the external feedback clock. This is a mandatory argument if the PLL is operating in external feedback mode.

-edges values

Specify the integer values that represent the edges from the source clock that form the edges of the generated clock. Three values must be specified to generate the clock. If you specify less than three, a tool tip indicates an error.

-edge_shift values

Specify a list of three floating point numbers that represents the amount of shift, in nanoseconds, that the specified edges are to undergo to yield the final generated clock waveform. These floating point values can be positive or negative. Positive value indicates a shift later in time, while negative indicates a shift earlier in time.

For example: An edge shift of {1 1 } on the LSB generated clock, would shift each derived edge by 1 nanosecond.

To create a 200MHz clock from a 100MHz clock, use edge { 1 2 3} and edge shift {0 -2.5 -5.0}.

Supported Families

SmartFusion2, IGLOO2, RTG4

Description

Creates a generated clock in the current design at a declared source by defining its frequency with respect to the frequency at the reference pin. The static timing analysis tool uses this information to compute and propagate its waveform across the clock network to the clock pins of all sequential elements driven by this source.

The generated clock information is also used to compute the slacks in the specified clock domain that drive optimization tools such as place-and-route.

Examples

The following example creates a generated clock on pin U1/reg1:Q with a period twice as long as the period at the reference port CLK.

create_generated_clock -name {my_user_clock} -divide_by 2 -source [get ports

{CLK}] U1/reg1:Q

The following example creates a generated clock at the primary output of myPLL with a period ³/₄ of the period at the reference pin clk.

create generated clock -divide by 3 -multiply by 4 -source clk [get pins {myPLL:CLK1}]

The following example creates a new generated clock gen2 in addition to gen1 derived from same master clock as the existing generated clock, and the new constraints is added to pin r1/CLK.

create_generated_clock -name gen1 -multiply_by 1 -source [get_ports clk1] [get_pins
r1/CLK]

create_generated_clock -name gen2 -add -master_clock clk1 -source [get_ports clk1] multiply_by 2 [get_pins r1/CLK]

The following example does not create a new generated clock constraint in addition to the existing clock, but will override even with the -add option enabled, because the same names are used.

create_generated_clock -name gen2 -source [get_ports clk1] -multiply_by 3 [get_pins
r1/CLK]

create_generated_clock -name gen2 -source [get_ports clk1] -multiply_by 4 master clock clk1 -add [get pins r1/CLK]

The following example creates a generated clock on pin U1/reg1:Q with a period twice as long as the period at the reference port CLK.

```
create_generated_clock -name {my_user_clock} -divide_by 2 -source [get_ports {CLK}]
U1/reg1/Q
```

The following example creates a generated clock at the primary output of myPLL with a period ³/₄ of the period at the reference pin clk.

create generated clock -divide by 3 -multiply by 4 -source clk [get pins {myPLL/CLK1}]

The following example creates a generated clock named system_clk on the GL2 output pin of FCCC_0 with a period equal to half the period of the source clock. The constraint also identifies GL2 output pin as the external feedback clock source and CLK2 as the feedback input pin for FCCC_0.

```
create_generated_clock -name { system_clk } \
-multiply_by 2 \
-source { FCCC_0/CCC_INST/CLK3_PAD } \
-pll_output { FCCC_0/CCC_INST/GL2 } \
-pll_feedback { FCCC_0/CCC_INST/CLK2 } \
```

{ FCCC_0/CCC_INST/GL2 }

Microchip Implementation Specifics

- SDC accepts either -multiply_by or -divide_by option. In Microchip design implementation, both are accepted to
 accurately model the PLL behavior.
- SDC accepts defining a generated clock on many sources using a single command. In Microchip design implementation, only one source is accepted.
- The -duty_cycle ,-edges and -edge_shift options in the SDC create_generated_clock command are not supported in Microchip design implementation.

13.56.1.3 remove_clock_uncertainty

```
remove_clock_uncertainty -from | -rise_from | -fall_from from_clock_list -to | -
rise_to| - fall_to to_clock_list -setup {value} -hold {value}
```

remove clock uncertainty -id constraint ID

SDC command; Removes a clock-to-clock uncertainty from the current timing scenario.

Arguments

-from

Specifies that the clock-to-clock uncertainty applies to both rising and falling edges of the source clock list. You can specify only one of the -from, -rise from, or -fall from arguments for the constraint to be valid.

-rise_from

Specifies that the clock-to-clock uncertainty applies only to rising edges of the source clock list. You can specify only one of the -from, -rise from, or -fall from arguments for the constraint to be valid.

-fall from

Specifies that the clock-to-clock uncertainty applies only to falling edges of the source clock list. You can specify only one of the -from, -rise from, or -fall from arguments for the constraint to be valid.

from_clock_list

Specifies the list of clock names as the uncertainty source.

-to

Specifies that the clock-to-clock uncertainty applies to both rising and falling edges of the destination clock list. You can specify only one of the -to, -rise_to , or -fall_to arguments for the constraint to be valid.

-rise_to

Specifies that the clock-to-clock uncertainty applies only to rising edges of the destination clock list. You can specify only one of the -to, -rise to , or -fall to arguments for the constraint to be valid.

-fall_to

Specifies that the clock-to-clock uncertainty applies only to falling edges of the destination clock list. You can specify only one of the -to, -rise to , or -fall to arguments for the constraint to be valid.

to_clock_list

Specifies the list of clock names as the uncertainty destination.

-setup

Specifies that the uncertainty applies only to setup checks. If none or both -setup and -hold are present, the uncertainty applies to both setup and hold checks.

-hold

Specifies that the uncertainty applies only to hold checks. If none or both -setup and -hold are present, the uncertainty applies to both setup and hold checks.

-id constraint_ID

Specifies the ID of the clock constraint to remove from the current scenario. You must specify either the exact parameters to set the constraint or its constraint ID.

Supported Families

SmartFusion2, IGLOO2, RTG4

Description

Removes a clock-to-clock uncertainty from the specified clock in the current scenario. If the specified arguments do not match clocks with an uncertainty constraint in the current scenario, or if the specified ID does not refer to a clock-to-clock uncertainty constraint, this command fails.

Do not specify both the exact arguments and the ID.

Exceptions

None

Examples

```
remove_clock_uncertainty -from Clk1 -to Clk2 remove_clock_uncertainty -from Clk1 -
fall_to { Clk2 Clk3 } -setup remove_clock_uncertainty 4.3 -fall_from { Clk1 Clk2 } -
rise_to *
remove clock uncertainty 0.1 -rise from [ get clocks { Clk1 Clk2 } ] -fall to { Clk3
```

```
Clk4 } -setup
```

```
remove_clock_uncertainty 5 -rise_from Clk1 -to [ get_clocks {*} ]
remove clock uncertainty -id $clockId
```

13.56.1.4 set_clock_latency

SDC command; defines the delay between an external clock source and the definition pin of a clock within SmartTime.

set clock latency -source [-rise][-fall][-early][-late] delay clock

Arguments

-source

Specifies a clock source latency on a clock pin.

-rise

Specifies the edge for which this constraint will apply. If neither or both rise are passed, the same latency is applied to both edges.

-fall

Specifies the edge for which this constraint will apply. If neither or both rise are passed, the same latency is applied to both edges.

-invert

Specifies that the generated clock waveform is inverted with respect to the reference clock.

-late

Optional. Specifies that the latency is late bound on the latency. The appropriate bound is used to provide the most pessimistic timing scenario. However, if the value of "-late" is less than the value of "-early", optimistic timing takes place which could result in incorrect analysis. If neither or both "-early" and "-late" are provided, the same latency is used for both bounds, which results in the latency having no effect for single clock domain setup and hold checks.

-early

Optional. Specifies that the latency is early bound on the latency. The appropriate bound is used to provide the most pessimistic timing scenario. However, if the value of "-late" is less than the value of "- early", optimistic timing takes place which could result in incorrect analysis. If neither or both "-early" and "-late" are provided, the same latency is used for both bounds, which results in the latency having no effect for single clock domain setup and hold checks.

delay

Specifies the latency value for the constraint.

clock

Specifies the clock to which the constraint is applied. This clock must be constrained.

Supported Families

SmartFusion2, IGLOO2, RTG4

Description

Clock source latency defines the delay between an external clock source and the definition pin of a clock within SmartTime. It behaves much like an input delay constraint. You can specify both an "early" delay and a "late" delay for this latency, providing an uncertainty which SmartTime propagates through its calculations. Rising and falling edges of the same clock can have different latencies. If only one value is provided for the clock source latency, it is taken as the exact latency value, for both rising and falling edges.

Exceptions

None

Examples

The following example sets an early clock source latency of 0.4 on the rising edge of main_clock. It also sets a clock source latency of 1.2, for both the early and late values of the falling edge of main_clock. The late value for the clock source latency for the falling edge of main_clock remains undefined.

set_clock_latency -source -rise -early 0.4 { main_clock } set_clock_latency -source fall 1.2 { main clock }

Microchip Implementation Specifics

SDC accepts a list of clocks to -set_clock_latency. In Microchip design implementation, only one clock pin can have its source latency specified per command.

13.56.1.5 set_clock_to_output

SDC command; defines the timing budget available inside the FPGA for an output relative to a clock.

```
set_clock_to_output delay_value -clock clock_ref [-max] [-min] output_list
```

Arguments

delay_value

Specifies the clock to output delay in nanoseconds. This time represents the amount of time available inside the FPGA between the active clock edge and the data change at the output port.

-clock clock_ref

Specifies the reference clock to which the specified clock to output is related. This is a mandatory argument.

-max

Specifies that *delay_value* refers to the maximum clock to output at the specified output. If you do not specify -max or -min options, the tool assumes maximum and minimum clock to output delays to be equal.

-min

Specifies that *delay_value* refers to the minimum clock to output at the specified output. If you do not specify -max or -min options, the tool assumes maximum and minimum clock to output delays to be equal.

output_list

Provides a list of output ports in the current design to which delay_value is assigned. If you need to specify more than one object, enclose the objects in braces ({}).

Supported Families SmartFusion2 IGLOO2 RTG4

13.56.1.6 set_clock_uncertainty

```
set_clock_uncertainty [-setup] [-hold] uncertainty [object_list -from from_clock |
- rise_from rise_from_clock | -fall_from fall_from_clock -to to_clock | -rise_to
rise_to_clock | -fall_to fall_to_clock]
```

SDC command; specifies simple clock uncertainty for single clock and clock-to-clock uncertainty between two clocks (from and to).

Arguments

uncertainty

Specifies the time in nanoseconds that represents the amount of variation between two clock edges.

object list

Specifies a list of clocks, ports, or pins for simple uncertainty; the uncertainty is applied either to destination flops clocked by one of the clocks in the object list option, or destination flops whose clock pins are in the fanout of a port or a pin specified in the object_list option.

-from

Specifies that the clock-to-clock uncertainty applies to both rising and falling edges of the source clock list. Only one of the -from, -rise from, or -fall from arguments can be specified for the constraint to be valid.

-rise from

Specifies that the clock-to-clock uncertainty applies only to rising edges of the source clock list. Only one of the -from, -rise from, or -fall from arguments can be specified for the constraint to be valid.

-fall from

Specifies that the clock-to-clock uncertainty applies only to falling edges of the source clock list. Only one of the -from, -rise_from, or -fall_from arguments can be specified for the constraint to be valid.

from_clock/rise_from_clock/fall_from_clock

Specifies the list of clock names as the uncertainty source.

-to

```
Specifies that the clock-to-clock uncertainty applies to both rising and falling edges of the destination clock list. Only one of the -to, -rise to , or -fall to arguments can be specified for the constraint to be valid.
```

-rise_to

Specifies that the clock-to-clock uncertainty applies only to rising edges of the destination clock list. Only one of the -to, -rise to , or -fall to arguments can be specified for the constraint to be valid.

-fall to

Specifies that the clock-to-clock uncertainty applies only to falling edges of the destination clock list. Only one of the -to, -rise to , or -fall to arguments can be specified for the constraint to be valid.

to_clock/rise_to_clock/fall_to_clock

Specifies the list of clock names as the uncertainty destination.

-setup

Specifies that the uncertainty applies only to setup checks. If none or both -setup and -hold are present, the uncertainty applies to both setup and hold checks.

-hold

Specifies that the uncertainty applies only to hold checks. If none or both -setup and -hold are present, the uncertainty applies to both setup and hold checks.

Supported Families

SmartFusion2, IGLOO2, RTG4

Description

set_clock_uncertainty command sets the timing uncertainty of clock networks. It can be used to model clock jitter or add guard band in timing analysis. Either simple clock uncertainty or clock-to-clock uncertainty can be specified.

Simple clock uncertainty can be set on a clock or on any pin in the clock network. It will then apply to any path with the capturing register in the forward cone of the uncertainty. If multiple simple uncertainty applies to a register, the last one (in the propagation order from the clock source to the register) is used.

Clock-to-clock uncertainty applies to inter-clock paths. Both "from" clock and "to" clock must be specified. Clockto-clock uncertainty has higher priority than simple uncertainty. If both are set (a clock-to-clock uncertainty and a simple clock uncertainty on the "to" clock), the simple clock uncertainty will be ignored for inter-clock paths, only the clock-to-clock uncertainty will be used.

Exceptions

None

Examples

Simple Clock Uncertainty constraint examples: set_clock_uncertainty 2 -setup [get_clocks clk] set_clock_uncertainty 2 [get_clocks clk]

Clock to Clock Uncertainty constraint examples:

```
set_clock_uncertainty 10 -from Clk1 -to Clk2 set_clock_uncertainty 0 -from Clk1 -
fall_to { Clk2 Clk3 } -setup set_clock_uncertainty 4.3 -fall_from { Clk1 Clk2 } -
rise_to *
set_clock_uncertainty 0.1 -rise_from [ get_clocks { Clk1 Clk2 } ] -fall_to { Clk3
Clk4 }
-setup
```

set clock uncertainty 5 -rise from Clk1 -to [get clocks {*}]

Microchip Implementation Specifics

SDC accepts a list of clocks to -set_clock_uncertainty.

13.56.1.7 set_disable_timing

SDC command; disables timing arcs within the specified cell and returns the ID of the created constraint if the command succeeded.

set_disable_timing [-from from_port] [-to to_port] cell_name

Arguments

-from from port

Specifies the starting port.

-to to_port

Specifies the ending port.

cell_name

Specifies the name of the cell in which timing arcs will be disabled.

Supported Families

SmartFusion2, IGLOO2, RTG4

Description

© 2021 Microchip Technology Inc.

This command disables the timing arcs in the specified cell, and returns the ID of the created constraint if the command succeeded. The –from and –to arguments must either both be present or both omitted for the constraint to be valid.

Examples

The following example disables the arc between a2:A and a2:Y.

set disable timing -from port1 -to port2 cellname

This command ensures that the arc is disabled within a cell instead of between cells.

13.56.1.8 set_external_check

SDC command; defines the external setup and hold delays for an input relative to a clock.

set external check delay value -clock clock ref [-setup] [-hold] input list

Arguments

delay_value

Specifies the external setup or external hold delay in nanoseconds. This time represents the amount of time available inside the FPGA for the specified input after a clock edge.

-clock clock_ref

Specifies the reference clock to which the specified external check is related. This is a mandatory argument.

-setup or -hold

Specifies that delay_value refers to the setup/hold check at the specified input. This is a mandatory argument if –hold is not used. You must specify either -setup or -hold option.

input_list

Provides a list of input ports in the current design to which delay_value is assigned. If you need to specify more than one object, enclose the objects in braces ({}).

Supported Families

SmartFusion2, IGLOO2, RTG4

Description

The set_external_check command specifies the external setup and hold times on input ports relative to a clock edge. This usually represents a combinational path delay from the input port to the clock pin of a register internal to the current design. For in/out (bidirectional) ports, you can specify the path delays for both input and output modes. The tool uses external setup and external hold times for paths starting at primary inputs. A clock is a singleton that represents the name of a defined clock constraint. This can be an object accessor that will refer to one clock. For example:

[get_clocks {system_clk}] [get_clocks {sys*_clk}]

Examples

The following example sets an external setup check of 12 ns and an external hold check of 6 ns for port data_in relative to the rising edge of CLK1:

```
set_external_check 12 -clock [get_clocks CLK1] -setup [get_ports data_in]
set external check 6 -clock [get clocks CLK1] -hold [get ports data in]
```

13.56.1.9 set_false_path

SDC command; identifies paths that are considered false and excluded from the timing analysis.

```
set_false_path [-from from_list] [-through through_list] [-to to_list]
```

Arguments

-from from_list

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

-through through list

Specifies a list of pins, ports, cells, or nets through which the disabled paths must pass.

-to to_list

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

Supported Families

SmartFusion2, IGLOO2, RTG4

Description

The set_false_path command identifies specific timing paths as being false. The false timing paths are paths that do not propagate logic level changes. This constraint removes timing requirements on these false paths so that they are not considered during the timing analysis. The path starting points are the input ports or register clock pins, and the path ending points are the register data pins or output ports. This constraint disables setup and hold checking for the specified paths. The false path information always takes precedence over multiple cycle path information and overrides maximum delay constraints. If more than one object is specified within one -through option, the path can pass through any objects.

Examples

The following example specifies all paths from clock pins of the registers in clock domain clk1 to data pins of a specific register in clock domain clk2 as false paths:

set_false_path -from [get_clocks {clk1}] -to reg_2:D

The following example specifies all paths through the pin U0/U1:Y to be false:

set_false_path -through U0/U1:Y

Microchip Implementation Specifics

SDC accepts multiple -through options in a single constraint to specify paths that traverse multiple points in the design. In Microchip design implementation, only one-through option is accepted.

13.56.1.10 set_input_delay

```
set_input_delay delay_value -clock clock_ref [-max] [-min] [-clock_fall] [-rise] [-
fall] [- add delay] input list
```

SDC command; defines the arrival time of an input relative to a clock.

Arguments

delay_value

Specifies the arrival time in nanoseconds that represents the amount of time for which the signal is available at the specified input after a clock edge.

-clock clock ref

Specifies the clock reference to which the specified input delay is related. This is a mandatory argument. If you do not specify -max or -min options, the tool assumes the maximum and minimum input delays to be equal.

-max

Specifies that delay_value refers to the longest path arriving at the specified input. If you do not specify - max or -min options, the tool assumes maximum and minimum input delays to be equal.

-min

Specifies that delay_value refers to the shortest path arriving at the specified input. If you do not specify - max or -min options, the tool assumes maximum and minimum input delays to be equal.

-clock_fall

Specifies that the delay is relative to the falling edge of the clock reference. The default is the rising edge.

-rise

Specifies that the delay is relative to a rising transition on the specified port(s). If -rise or -fall is not specified, then rising and falling delays are assumed to be equal.

-fall

Specifies that the delay is relative to a falling transition on the specified port(s). If -rise or -fall is not specified, then rising and falling delays are assumed to be equal.

-add delay

Specifies that this input delay constraint should be added to an existing constraint on the same port(s). The -add_delay option is used to capture information on multiple paths with different clocks or clock edges leading to the same input port(s).

input_list

Provides a list of input ports in the current design to which delay_value is assigned. If you need to specify more than one object, enclose the objects in braces ({}).

The behavior of the -add_delay option is identical to that of PrimeTime:

- If using the -add_delay mechanism, multiple constraints are otherwise identical, except they specify different -max or -min values:
 - The surviving -max constraint will be the maximum of the -max values.
 - The surviving -min constraint will be the minimum of the -min values.
- A single port name used as source for a clock constraint.
- A single pin name used as source for a clock constraint; for instance reg1:CLK. This name can be hierarchical (for instance toplevel/block1/reg2:CLK).
- An object accessor that will refer to one clock: [get_clocks {clk}].

Supported Families

SmartFusion2, IGLOO2, RTG4

Description

The set_input_delay command sets input path delays on input ports relative to a clock edge. This usually represents a combinational path delay from the clock pin of a register external to the current design. For in/out (bidirectional) ports, you can specify the path delays for both input and output modes. The tool adds input delay to path delay for paths starting at primary inputs.

A clock is a singleton that represents the name of a defined clock constraint. This can be:

Examples

The following example sets an input delay of 1.2ns for port data1 relative to the rising edge of CLK1:

set_input_delay 1.2 -clock [get_clocks CLK1] [get_ports data1]

The following example sets a different maximum and minimum input delay for port IN1 relative to the falling edge of CLK2:

set_input_delay 1.0 -clock_fall -clock CLK2 -min {IN1} set_input_delay 1.4 -clock_fall -clock CLK2 -max {IN1}

The following example demonstrates an override condition of two constraints. The first constraint is overridden because the second constraint specifies a different clock for the same output:

set input delay 1.0 -clock CLK1 -max {IN1} set input delay 1.4 -clock CLK2 -max {IN1}

The next example is almost the same as the previous one, however, in this case, the user has specified - add_delay, so both constraints will be honored:

set_input_delay 1.0 -clock CLK1 -max {IN1} set_input_delay 1.4 -add_delay -clock CLK2
-max {IN1} The following example is more complex:

- All constraints are for an input to port PAD1 relative to a rising edge clock CLK2. Each combination of {-rise,-fall} x {-max, -min} generates an independent constraint. But the max rise delay of 5 and the max rise delay of 7 interfere with each other.
- For a -max option, the maximum value overrides all lower values. Thus, the first constraint will be overridden and the max rise delay of 7 will survive.

```
set_input_delay 5 -max -rise -add_delay [get_clocks CLK2] [get_ports PAD1] # will
be overridden
set_input_delay 3 -min -fall -add_delay [get_clocks CLK2] [get_ports PAD1]
```

set_input_delay 3 -max -fall -add_delay [get_clocks CLK2] [get_ports PAD1]
set input delay 7 -max -rise -add delay [get clocks CLK2] [get ports PAD1]

Microchip Implementation Specifics

In SDC, the -clock is an optional argument that allows you to set input delay for combinational designs. Microchip's implementation currently requires this argument.

13.56.1.11 set_load

SDC command; sets the load to a specified value on a specified port.

```
set load capacitance port list
```

Arguments

capacitance

Specifies the capacitance value that must be set on the specified ports.

port_list

Specifies a list of ports in the current design on which the capacitance is to be set.

Description

The load constraint enables the Designer software to account for external capacitance at a specified port. You cannot set load constraint on the nets. When you specify this constraint on the output ports, it impacts the delay calculation on the specified ports.

Examples

The following examples show how to set output capacitance on different output ports.

Table 13-9. Examples of Setting Output Capacitance on Output Ports

Command	Capacitance	Port List
set_load	35	out_p
set_load	40	{01 02}
set_load	25	[get_ports out]

Supported Families

SmartFusion2, IGLOO2, RTG4

Microchip Implementation Specifics

In SDC, you can use the set_load command to specify capacitance value on nets. Microchip Implementation only supports output ports.

13.56.1.12 set_max_delay (SDC)

SDC command; specifies the maximum delay for the timing paths.

set max delay delay value [-from from list] [-to to list]

Arguments

delay_value

Specifies a floating point number in nanoseconds that represents the required maximum delay value for specified paths.

- · If the path starting point is on a sequential device, the tool includes clock skew in the computed delay.
- If the path starting point has an input delay specified, the tool adds that delay value to the path delay.
- If the path ending point is on a sequential device, the tool includes clock skew and library setup time in the computed delay.
- If the ending point has an output delay specified, the tool adds that delay to the path delay.

-from from list

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

-to to list

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

Supported Families

SmartFusion2, IGLOO2, RTG4

Description

This command specifies the required maximum delay for timing paths in the current design. The path length for any startpoint in from_list to any endpoint in to_list must be less than delay_value. The tool automatically derives the individual maximum delay targets from clock waveforms and port input or output delays. For more information, see the <u>create_clock</u>, <u>set_input_delay</u>, and <u>set_output_delay</u> commands. The maximum delay constraint is a timing exception. This constraint overrides the default single cycle timing relationship for one or more timing paths. This constraint also overrides a multicycle path constraint.

Examples

The following example sets a maximum delay by constraining all paths from ff1a:CLK or ff1b:CLK to ff2e:D with a delay less than 5 ns:

set max delay 5 -from {ff1a:CLK ff1b:CLK} -to {ff2e:D}

The following example sets a maximum delay by constraining all paths to output ports whose names start by "out" with a delay less than 3.8 ns:

set max delay 3.8 -to [get ports out*]

Microchip Implementation Specifics

The -through option in the set_max_delay SDC command is not supported.

13.56.1.13 set_min_delay

SDC command; specifies the minimum delay for the timing paths.

set_min_delay delay_value [-from from_list] [-to to_list]

Arguments

delay_value

Specifies a floating point number in nanoseconds that represents the required minimum delay value for specified paths.

- If the path starting point is on a sequential device, the tool includes clock skew in the computed delay.
- If the path starting point has an input delay specified, the tool adds that delay value to the path delay.

- If the path ending point is on a sequential device, the tool includes clock skew and library setup time in the computed delay.
- If the ending point has an output delay specified, the tool adds that delay to the path delay.

-from from list

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

-to to_list

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

Supported Families

SmartFusion2, IGLOO2, RTG4

Description

This command specifies the required minimum delay for timing paths in the current design. The path length for any startpoint in from_list to any endpoint in to_list must be less than delay_value.

The tool automatically derives the individual minimum delay targets from clock waveforms and port input or output delays. For more information, refer to the <u>create clock</u>, <u>set input delay</u>, and <u>set output delay</u> commands.

The minimum delay constraint is a timing exception. This constraint overrides the default single cycle timing relationship for one or more timing paths. This constraint also overrides a multicycle path constraint.

Examples

The following example sets a minimum delay by constraining all paths from ff1a:CLK or ff1b:CLK to ff2e:D with a delay less than 5 ns:

set_min_delay 5 -from {ffla:CLK fflb:CLK} -to {ff2e:D}

The following example sets a minimum delay by constraining all paths to output ports whose names start by "out" with a delay less than 3.8 ns:

set min delay 3.8 -to [get ports out*]

Microchip Implementation Specifics

The -through option in the set_min_delay SDC command is not supported.

13.56.1.14 set_multicycle_path

```
set_multicycle_path ncycles [-setup] [-hold] [setup_only] [-from from_list] [-through
through_list] [-to to_list]
```

SDC command; defines a path that takes multiple clock cycles.

Arguments

ncycles

Specifies an integer value that represents a number of cycles the data path must have for setup or hold check. The value is relative to the starting point or ending point clock, before data is required at the ending point.

-setup

Optional. Applies the cycle value for the setup check only. This option does not affect the hold check. The default hold check will be applied unless you have specified another set_multicycle_path command for the hold value.

-hold

Optional. Applies the cycle value for the hold check only. This option does not affect the setup check.

Note: If you do not specify "-setup" or "-hold", the cycle value is applied to the setup check and the default hold check is performed (*ncycles* -1).

-setup_only

Optional. Specifies that the path multiplier is applied to setup paths only. The default value for hold check (which is 0) is applied.

-from from list

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

-through through list

Specifies a list of pins or ports through which the multiple cycle paths must pass.

-to to list

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

Supported Families

SmartFusion2, IGLOO2, RTG4

Description

Setting multiple cycle paths constraint overrides the single cycle timing relationships between sequential elements by specifying the number of cycles that the data path must have for setup or hold checks. If you change the multiplier, it affects both the setup and hold checks. False path information always takes precedence over multiple cycle path information. A specific maximum delay constraint overrides a general multiple cycle path constraint. If you specify more than one object within one -through option, the path passes through any of the objects.

Examples

The following example sets all paths between reg1 and reg2 to 3 cycles for setup check. Hold check is measured at the previous edge of the clock at reg2.

set multicycle path 3 -from [get pins {reg1}] -to [get pins {reg2}]

The following example specifies that four cycles are needed for setup check on all paths starting at the registers in the clock domain ck1. Hold check is further specified with two cycles instead of the three cycles that would have been applied otherwise.

```
set_multicycle_path 4 -setup -from [get_clocks {ck1}] set_multicycle_path 2 -hold -
from [get clocks {ck1}]
```

The following example specifies that four cycles are needed for setup only check on all paths starting at the registers in the clock domain REF_CLK_0.

set multicycle path -setup only 4 -from [get clocks { REF CLK 0 }]

Microchip Implementation Specifics

SDC allows multiple priority management on the multiple cycle path constraint depending on the scope of the
object accessors. In Microchip design implementation, such priority management is not supported. All multiple
cycle path constraints are handled with the same priority.

13.56.1.15 set_output_delay

```
set_output_delay delay_value -clock clock_ref [-max] [-min] [-clock_fall] [-rise] [-
fall] [- add delay] output list
```

SDC command; defines the output delay of an output relative to a clock.

Arguments

delay_value

Specifies the amount of time before a clock edge for which the signal is required. This represents a combinational path delay to a register outside the current design plus the library setup time (for maximum output delay) or hold time (for minimum output delay).

-clock clock ref

Specifies the clock reference to which the specified output delay is related. This is a mandatory argument. If you do not specify -max or -min options, the tool assumes the maximum and minimum input delays to be equal.

-max

Specifies that delay_value refers to the longest path from the specified output. If you do not specify -max or -min options, the tool assumes the maximum and minimum output delays to be equal.

-min

Specifies that delay_value refers to the shortest path from the specified output. If you do not specify -max or -min options, the tool assumes the maximum and minimum output delays to be equal.

-clock_fall

Specifies that the delay is relative to the falling edge of the clock reference. The default is the rising edge.

-rise

Specifies that the delay is relative to a rising transition on the specified port(s). If -rise or -fall is not specified, rising and falling delays are assumed to be equal.

-fall

Specifies that the delay is relative to a falling transition on the specified port(s). If -rise or -fall is not specified, rising and falling delays are assumed to be equal.

-add_delay

Specifies that this output delay constraint should be added to an existing constraint on the same port(s). The -add_delay option is used to capture information on multiple paths with different clocks or clock edges leading from the same output port(s).

output_list

Provides a list of output ports in the current design to which delay_value is assigned. If you need to specify more than one object, enclose the objects in braces ({}).

Notes:

- The behavior of the -add_delay option is identical to that of PrimeTime(TM).
 - If, using the -add_delay mechanism, multiple constraints are otherwise identical, except they specify different -max or -min values
 - the surviving -max constraint will be the maximum of the -max values
 - the surviving -min constraint will be the minimum of the -min values

Supported Families

SmartFusion2, IGLOO2, RTG4

Description

The set_output_delay command sets output path delays on output ports relative to a clock edge. Output ports have no output delay unless you specify it. For in/out (bidirectional) ports, you can specify the path delays for both input and output modes. The tool adds output delay to path delay for paths ending at primary outputs.

Examples

The following example sets an output delay of 1.2ns for port OUT1 relative to the rising edge of CLK1:

set_output_delay 1.2 -clock [get_clocks CLK1] [get_ports OUT1]

The following example sets a different maximum and minimum output delay for port OUT1 relative to the falling edge of CLK2:

set_output_delay 1.0 -clock_fall -clock CLK2 -min {OUT1}
set output delay 1.4 -clock fall -clock CLK2 -max {OUT1}

The following example demonstrates an override condition of two constraints. The first constraint is overridden because the second constraint specifies a different clock for the same output:

```
set_output_delay 1.0 {OUT1} -clock CLK1 -max set_output_delay 1.4 {OUT1} -clock CLK2
-max
```

The next example is almost the same as the previous one, however, in this case, the user has specified - add_delay, so both constraints will be honored:

set_output_delay 1.0 {OUT1} -clock CLK1 -max set_output_delay 1.4 {OUT1} -add_delay -clock CLK2 -max

The following example is more complex:

- All constraints are for an output to port PAD1 relative to a rising edge clock CLK2. Each combination of {- rise, -fall} x {-max, -min} generates an independent constraint. But the max rise delay of 5 and the max rise delay of 7 interfere with each other.
- For a -max option, the maximum value overrides all lower values. Thus, the first constraint will be overridden and the max rise delay of 7 will survive.

```
set_output_delay 5 [get_clocks CLK2] [get_ports PAD1] -max -rise -add_delay # will
be overridden
```

```
set_output_delay 3 [get_clocks CLK2] [get_ports PAD1] -min -fall -add_delay
set_output_delay 3 [get_clocks CLK2] [get_ports PAD1] -max -fall -add_delay
set_output_delay 7 [get_clocks CLK2] [get_ports PAD1] -max -rise -add_delay
```

Microchip Implementation Specifics

• In SDC, the -clock is an optional argument that allows you to set the output delay for combinational designs. Microchip Implementation currently requires this option.

13.56.2 Design Object Access Commands

Design object access commands are SDC commands. Most SDC constraint commands require one of these commands as command arguments.

Microchip software supports the following SDC access commands:

Table 13-10. Supported SDC Access Commands

Design Object	Access Command
Cell	get_cells
Clock	get_clocks
Net	get_nets
Port	get_ports
Pin	get_pins
Input ports	all_inputs
Output ports	all_outputs
Registers	all_registers

13.56.2.1 all_inputs

Design object access command returns all the input or inout ports of the design.

all_inputs

Arguments

None

Supported Families

SmartFusion2, IGLOO2, RTG4

Exceptions

None

Example

set max delay -from [all inputs] -to [get clocks ck1]

Microchip Implementation Specifics

None

13.56.2.2 all_outputs

Design object access command returns all the output or inout ports of the design.

all_outputs

Arguments

None

Supported Families

SmartFusion2, IGLOO2, RTG4

Exceptions

None

Example

```
set_max_delay -from [all_inputs] -to [all_outputs]
```

Microchip Implementation Specifics

None

13.56.2.3 all_registers

all_registers [-clock clock_name] [-cells] [-data_pins] [-clock_pins] [-async_pins]
[-output pins]

Design object access command returns either a collection of register cells or register pins, whichever you specify.

Arguments

-clock clock_name

Creates a collection of register cells or register pins in the specified clock domain.

-cells

Creates a collection of register cells. This is the default. This option cannot be used in combination with any other option.

-data_pins

Creates a collection of register data pins.

-clock_pins

Creates a collection of register clock pins.

-async_pins

Creates a collection of register asynchronous pins.

-output_pins

Creates a collection of register output pins.

Supported Families

SmartFusion2, IGLOO2, RTG4

Description

This command creates either a collection of register cells (default) or register pins, whichever is specified. If you do not specify an option, this command creates a collection of register cells.

Exceptions

• None

Examples

```
set_max_delay 2 -from [all_registers] -to [get_ports {out}] set_max_delay 3 -
to [all_registers -async_pins] set_false_path -from [all_registers -clock clk150]
set_multicycle_path -to [all_registers -clock c* -data_pins
```

-clock_pins]

Microchip Implementation Specifics

None

13.56.2.4 get_cells

Design object access command returns the cells (instances) specified by the pattern argument.

get_cells pattern

Arguments

pattern

Specifies the pattern to match the instances to return. For example, "get_cells U18*" returns all instances starting with the characters "U18", where "*" is a wildcard that represents any character string.

Supported Families

SmartFusion2, IGLOO2, RTG4

Description

This command returns a collection of instances matching the pattern you specify. You can only use this command as part of a –from, -to, or –through argument for the following constraint exceptions: set_max delay, set_multicycle_path, and set_false_path design constraints.

Exceptions

None

Examples

```
set_max_delay 2 -from [get_cells {reg*}] -to [get_ports {out}] set_false_path -through
[get cells {Rblock/muxA}]
```

Microchip Implementation Specifics

None

13.56.2.5 get_clocks

Design object access command returns the specified clock.

get_clocks pattern

Arguments

pattern

Specifies the pattern to match to the SmartTime on which a clock constraint has been set.

Supported Families

SmartFusion2, IGLOO2, RTG4

Description

- If this command is used as a -from argument in maximum delay (set_max_path_delay), false path (set_false_path), and multicycle constraints (set_multicycle_path), the clock pins of all the registers related to this clock are used as path start points.
- If this command is used as a -to argument in maximum delay (set_max_path_delay), false path (set_false_path), and multicycle constraints (set_multicycle_path), the synchronous pins of all the registers related to this clock are used as path endpoints.

Exceptions

None

Example

set max delay -from [get ports datal] -to \ [get clocks ck1]

Microchip Implementation Specifics

None

13.56.2.6 get_pins

Design object access command returns the specified pins.

get_pins pattern

Arguments

pattern

Specifies the pattern to match the pins.

Supported Families

SmartFusion2, IGLOO2, RTG4

Exceptions

None

Example

create_clock -period 10 [get_pins clock_gen/reg2:Q]

Microchip Implementation Specifics

None

13.56.2.7 get_nets

Design object access command returns the named nets specified by the pattern argument.

get_nets pattern

Arguments

pattern

Specifies the pattern to match the names of the nets to return. For example, "get_nets N_255*" returns all nets starting with the characters "N_255", where "*" is a wildcard that represents any character string.

Supported Families

SmartFusion2, IGLOO2, RTG4

Description

This command returns a collection of nets matching the pattern you specify. You can only use this command as source objects in create clock (create_clock) or create generated clock (create_generated_clock) constraints and as -through arguments in set false path (set_false_path), set minimum delay (set_min_delay), set maximum delay (set_max_delay), and set multicycle path (set_multicycle_path) constraints.

Exceptions

None

Examples

```
set_max_delay 2 -from [get_ports RDATA1] -through [get_nets {net_chkp1 net_chkqi}]
set_false_path -through [get_nets {Tblk/rm/n*}]
```

```
create_clock -name mainCLK -per 2.5 [get_nets {cknet}]
```

Microchip Implementation Specifics

None

13.56.2.8 get_ports

Design object access command; returns the specified ports.

get_ports pattern

Argument

pattern

Specifies the pattern to match the ports. This is equivalent to the macros in()[<pattern>] when used as – from argument and out()[<pattern>] when used as –to argument or ports()[<pattern>] when used as a – through argument.

Supported Families

SmartFusion2, IGLOO2, RTG4

Exceptions

None

Example

```
create_clock -period 10[get_ports CK1]
```

Microchip Implementation Specifics

None

14. Revision History

Revision	Date	Description
В	4/2021	 The following changes are made in this revision: 13. References: removed commands. 4.7 Viewing Configured Components and SmartDesigns in a Project: added this new topic. Hierarchical Export Component Description (Tcl): updated limitations. Project Settings : Addition of Multi-File Compilation Unit. Global Nets (Promotions and Demotions): Addition of Clock Domain Crossing and effects of synchronizer.
A	12/2020	Initial Revision

15. Microchip FPGA Technical Support

Microchip FPGA Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. This section provides information about contacting Microchip FPGA Products Group and using these support services.

15.1 Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call 800.262.1060
- From the rest of the world, call 650.318.4460
- Fax, from anywhere in the world, **650.318.8044**

15.2 Customer Technical Support

Microchip FPGA Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microchip FPGA Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

You can communicate your technical questions through our Web portal and receive answers back by email, fax, or phone. Also, if you have design problems, you can upload your design files to receive assistance. We constantly monitor the cases created from the web portal throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

Technical support can be reached at soc.microsemi.com/Portal/Default.aspx.

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), log in at soc.microsemi.com/Portal/Default.aspx, go to the **My Cases** tab, and select **Yes** in the ITAR drop-down list when creating a new case. For a complete list of ITAR-regulated Microchip FPGAs, visit the ITAR web page.

You can track technical cases online by going to My Cases.

15.3 Website

You can browse a variety of technical and non-technical information on the Microchip FPGA Products Group home page, at www.microsemi.com/soc.

15.4 Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support at (https://soc.microsemi.com/Portal/Default.aspx) or contact a local sales office.

Visit About Us for sales office listings and corporate contacts.

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- · Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- · Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code
 protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly
 evolving. We at Microchip are committed to continuously improving the code protection features of our products.
 Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act.
 If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue
 for relief under that Act.

Legal Notice

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-7924-6

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

MERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney Tel: 61-2-9868-6733	India - Bangalore Tel: 91-80-3090-4444	Austria - Wels Tel: 43-7242-2244-39
		India - New Delhi	
Chandler, AZ 85224-6199	China - Beijing		Fax: 43-7242-2244-393
el: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhager
ax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
echnical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
ww.microchip.com/support	China - Chongqing	Japan - Osaka Tel: 81-6-6152-7160	Finland - Espoo
Veb Address:	Tel: 86-23-8980-9588		Tel: 358-9-4520-820
/ww.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
tlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
uluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
el: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
ax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
ustin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
el: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
oston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn Tel: 49-7131-72400
/estborough, MA	China - Nanjing	Malaysia - Penang	
el: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
ax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
asca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
el: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
ax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
allas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
ddison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
el: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
ax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
etroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
ovi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
el: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
ouston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
el: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
Idianapolis	China - Xiamen		Tel: 31-416-690399
oblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
el: 317-773-8323	China - Zhuhai		Norway - Trondheim
ax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
el: 317-536-2380			Poland - Warsaw
os Angeles			Tel: 48-22-3325737
ission Viejo, CA			Romania - Bucharest
el: 949-462-9523			Tel: 40-21-407-87-50
ax: 949-462-9608			Spain - Madrid
el: 951-273-7800			Tel: 34-91-708-08-90
aleigh, NC			Fax: 34-91-708-08-91
el: 919-844-7510			Sweden - Gothenberg
ew York, NY			Tel: 46-31-704-60-40
el: 631-435-6000			Sweden - Stockholm
an Jose, CA			Tel: 46-8-5090-4654
el: 408-735-9110			UK - Wokingham
el: 408-436-4270			Tel: 44-118-921-5800
anada - Toronto			Fax: 44-118-921-5820
el: 905-695-1980			
ax: 905-695-2078			