

### Synopsys<sup>®</sup>, Inc.

690 East Middlefield Road Mountain View, CA 94043 USA Website: www.synopsys.com

# Synopsys® FPGA Design Microchip Release Notes

Verification Continuum<sup>™</sup>

Includes Synplify Pro® and Identify® Version Q-2020.03M-SP1, October 2020

## **Release Note Topics**

About the Release
Supported Devices
Feature and Enhancement Highlights
Command Additions Summary
Identify Tool Device Support
Recommended Versions of Compatible Tools
Platforms
Documentation
Known Problems and Solutions
FPGA Synthesis Known Problems and Solutions5
FPGA and Identify Platform-Specific Known Problems and Solutions6
Identify Tool Known Problems and Solutions
Limitations
FPGA Synthesis Limitations
Identify Tool Limitations

## **About the Release**

This Q-2020.03M-SP1 release includes software features and enhancements for the Synplify Pro<sup>®</sup> and Identify Microchip products. For the complete summary of features and enhancements supported in this release, see <u>Identify Tool Device Support</u> below.

## **Supported Devices**

The following technologies are supported:

FPGAs	Technology Families
Mixed-Signal	SmartFusion2
Low-Power	<ul><li>PolarFireSoC</li><li>PolarFire</li><li>IGLOO2</li></ul>
Rad-Tolerant	RTG4

## **Feature and Enhancement Highlights**

The following table summarizes the supported features and enhancements:

Feature	Description			
Features in the Q-2020.03M-SP1 Beta 1 Release				
PolarFire RGCLKINT Inference Enhancement	The tool now supports a switch, clkint_rgclkint_limit, as a project option to control the number of RGCLKINT driven by a single CLKINT. By default, the value of this switch is set to 1. The enable with highest fanouts is given preference for RGCLKINT inference.			
Text-based Find and Filter	The new HDL Analyst traverses the text-based netlist quickly, to extract and display hierarchical instance data. This reduces the time taken to display the design hierarchy and view custom instances on demand. For details, see  User Guide->Analyzing with HDL Analyst->Finding Objects->Browsing to Find Objects in HDL Analyst Views->Browsing With the New HDL Analyst			

## **Command Additions Summary**

This section summarizes synthesis commands added or changed during this release.

#### cdpl\_queue

Linux only

Use the cdpl\_queue command to set a CDPL queue, get the configuration setting of the CDPL queue, or clear the CDPL queue settings. Depending on the memory requirements of each configuration, you can specify different queues for different configuration files. For more information, see *Command Reference -> Tcl Synthesis Commands -> cdpl\_queue*.

## **Identify Tool Device Support**

The Identify tool supports the device families shown in the table below. You must select devices from the synthesis tool, which get passed to the Identify Instrumentor in the synthesis project file. If you specify a library from the synthesis tool that is not supported in the Identify tool, then this results in a device not supported message when launching the Identify Instrumentor.

Microchip
PolarFireSoC
IGLOO2
PolarFire
RTG4
SmartFusion2

## **Recommended Versions of Compatible Tools**

The FPGA design tools are tested with specific versions of other compatible Synopsys and third-party tools. The recommended versions of these tools are listed below.

### **Compatible Versions of Synopsys Tools**

The table lists the recommended version for VCS:

Tool	Recommended Version	
VCS®	Q-2020.03-1	

## **Platforms**

The software is supported on the platforms listed below:

Windows 10 Professional or Enterprise (64-bit)
Windows 7 Professional or Enterprise (64-bit)
Windows Server 2016 (64-bit)
Windows Server 2012 R2 (64-bit) <sup>1</sup>
Windows Server 2008 R2 (64-bit)
ll Linux platforms require 32-bit compatible libraries.
CentOS 6.6 or later/7.1 or later (64-bit)
Red Hat Enterprise Linux 6.6 or later/7.1 or later (64-bit)
SUSE Linux Enterprise 12-SP4 (64-bit)

<sup>1.</sup> This is the final release that supports Windows Server 2012 R2 platform

### **Documentation**

The following documents are included with the Synopsys FPGA synthesis product.

Document	Access
User Guide	Online help, PDF
Reference Manual	Online help, PDF
Attribute Reference Manual	Online help, PDF
Command Reference Manual	Online help, PDF
Language Support Reference Manual	Online help, PDF
Messages Reference Manual	Online help
Identify Instrumentor User Guide	Online help, PDF
Identify Debugger User Guide	Online help, PDF
Identify Debugging Environment Reference Manual	Online help, PDF

## **Known Problems and Solutions**

The current known problems in the tool are divided into the following categories:

- FPGA Synthesis Known Problems and Solutions, on page 5
- FPGA and Identify Platform-Specific Known Problems and Solutions, on page 6
- Identify Tool Known Problems and Solutions, on page 7

### **FPGA Synthesis Known Problems and Solutions**

The following problems apply to supported features in the Synplify Pro tool.

#### Windows Certificate Installer Message

If you get a Windows certificate message during installation, it is because of a Synopsys Common Licensing (SCL) change, issued in December 2018. The change introduced Tamper Resistant Licensing (TRL) cryptography, implemented as part of the ongoing enhancement of the security of the Synopsys software. The installer checks if the required certificates are installed and issues a message if an update is needed.

**Solution:** Contact Synopsys support for the licensing certificate.

#### **Software Does Not Open After Installation**

If your software does not open after installation, check if you need to update your Synopsys Common Licensing (SCL) certificates. A SCL change was issued by Synopsys in December 2018, that contained TRL cryptography. This change was implemented as part of the ongoing process of enhancing the security of the Synopsys software.

**Solution:** To find out if you are missing any required certificates, go to the /bin directory of your installation and run the following:

```
whatscl.exe --check-cert
```

If certificates are listed as missing, contact Synopsys support to update the required licensing certificates.

#### **Change in Behavior for Sequential Optimizations**

In the N-2018.03-SP1 release, the default behavior of the RAM implementations change. If sequential optimizations are disabled (set\_option no\_sequential\_opt 1), you may see block RAM utilization increase (LUT utilization may decrease) in area estimation and in FPGA synthesis.

Default behavior:

Version	RAMs with read address registered	RAMs with output registered
N-2018.03 or older	Block RAM	LUT RAM (select RAM)
N-2018.03-SP1 or later	Block RAM	Block RAM

**Solution**: A new option has been added to control the behavior of block RAM packing when sequential optimizations are disabled.

```
set_option no_sequential_opt_bram_mapping inreg|both
```

**inreg** - Read address registered RAMs will be packed to block RAMs (prior default behavior).

**both** - (Default) Both read address registered and output registered RAMs are packed to block RAMs.

The following is a list of what is impacted by disabling sequential optimization.

- If you are disabling sequential optimizations with GSV for better naming correlation, you may not see RAM output registers that were seen in the GSV database in prior versions.
- No gated clock conversion and no ICG latch removal

- May increase area
- Limited design performance
- May increase congestion

#### Error when Implementing Safe FSMs in Microchip RTG4 Designs

You get a DE108 error in Microchip RTG4 designs when safe FSMs are specified by setting syn\_encoding = safe and syn\_safe\_case = true attributes, or by enabling the following options in the Implementation Options -> High Reliability tab: Preserve and Decode Unreachable States, FSM Error Correction Using Hamming Distance 3, or FSM-DED and Recovery Using Hamming Distance 3.

**Solution:** You do not need to implement safe FSMs with RTG4, because it already has TMR on registers. You can downgrade the error to a warning with the Tcl command,

```
message_override -warning DE108.
```

Once the error is downgraded, the tool continues with synthesis and implements safe logic for FSMs on RTG4.

## FPGA and Identify Platform-Specific Known Problems and Solutions

The following platform-specific problems apply to supported features in the Synplify Pro and Identify tools.

#### False Flagging of Product Executables as Malware

On Microsoft Windows, some endpoint protection systems could flag executables as similar to malware threats. These are false positives, as Synopsys thoroughly scans all released files.

**Solution**: If your endpoint system blocks a Synopsys file, white-list it so that it is not flagged. Also, open a CASE so that Synopsys can investigate.

#### The encryptP1735.pl script is Incompatible with Windows DOS or PowerShell

If the encryptP1735.pl encryption script is run on Windows from DOS or PowerShell, it might fail.

**Solution:** Run the script on Linux. To run it on Windows, use a UNIX-like environment such as Cygwin.

#### Adobe Reader Error About Opening PDF Files (Linux)

Random links in the document PDFs on the Linux platform do not work. Adobe Reader generates an error message about not being able to find the appropriate PDF file. This does not happen on Windows platforms.

**Solution:** This is a problem with Adobe Reader on Linux. Work around it by first opening all the PDFs, and then trying the link again.

#### **GUI Processing Can Fail on Windows 7 for the Synthesis Tool**

The synthesis tool GUI might intermittently stop responding on Windows 7.

**Solution:** To resolve this issue, apply the hotfix from Microsoft by going to support.microsoft.com/kb/2718841/.

### **Identify Tool Known Problems and Solutions**

The following problems are specific to the Identify instrumentor and Identify debugger tools.

#### No DRC Check for Technology-Specific Primitive Instances

If instantiated technology-specific primitives have instrumented ports or signals, the tool adds a fanout to that port or signal and does not run DRC (design rule check) for that technology. This may result in a rule violation and a consequent error during synthesis, placement, or routing.

**Solution:** Avoid the error by ensuring that the design is instrumented in accordance with the DRC rules for that technology.

#### Context-Sensitive Help May not Display Correct Help Page on Linux

When using context-sensitive help (F1) for the Identify tool on Linux, help does not open to the expected page.

**Solution**: Use the table of contents, global index, or the online help search mechanism to access the correct help page.

### Limitations

The current limitations in the tool are divided into the following categories:

- FPGA Synthesis Limitations, on page 7
- Identify Tool Limitations, on page 8

## **FPGA Synthesis Limitations**

The following limitations apply to supported features in the Synplify Pro product.

#### Fault Injection Feature for Mixed HDL Designs

When using fault injection techniques for mixed HDL designs, RTL instrumentation is not supported. Only SRS instrumentation is supported for mixed HDL designs.

### Page Could Not Be Found Message When Invoking Online Help

When online help is first invoked, it creates a cached version of the compiled help file in a local hierarchy to allow you to save preferences, bookmarks, and full-text search information. This cached version records the path to the installed version. If the same product version is subsequently re-installed in a new directory, invoking online help displays a message, "*The page could not be found*," because the cached version does not recognize the path to the re-installed product.

**Solution**: Go to the platform-specific directory with the cached help files:

#### Windows:

C:\Users\username\AppData\Local\assistant\Synopsys\Synplify\product

#### Linux:

- ~/.local/share/data/assistant/Synopsys/Synplify/
  - Delete any/all directories named "online\*" directories from the cache directory.
  - Restart help. This creates a new cache, and correctly displays the online help.

#### Online Search Does Not Handle Hyphens as Expected

If the search term includes a hyphen (for example, *byte-enable*), online help does not produce the search hits you expect, because it searches for *byte* and *enable*. This limitation does not affect underscores. It is limited to online help search and does not affect search in PDF documents.

It is also limited to online help search and does not affect search in PDF documents.

**Solution:** Here are some workarounds:

- Basic Search—Use the \ character before the hyphen to escape the hyphen
- Try the index
- Basic Search—Try using the \* wildcard
- Basic Search, and Advanced Search with exact term—Try the term with a space in place of the hyphen

#### **Crossprobing Source Code Files Created with Third-Party Editors**

When using source code files created with third-party editors, you sometimes cannot crossprobe to the correct line number in the source file.

**Solution:** Open the file in the FPGA synthesis tool text editor.

#### Editing Externally Created Project (prj) Files

If Tcl commands or script files were used to build your project, you might not be able to save the project file from the synthesis GUI in downstream tools, because they contain hard-coded file paths.

**Solution:** Generally, use the same method to save a project as you did to create the project. In this case, save the project file to an external text editor and not in the project GUI.

## **Identify Tool Limitations**

The following limitations are specific to the Identify tools.

#### Verilog/SystemVerilog Limitations with Imported Verdi Signals

There are some Verilog/SystemVerilog limitations when signals are imported directly from the Verdi<sup>®</sup> platform:

- Enums with syn\_enum\_encoding attribute are not supported for debug selection. If present, they can impact data expansion.
- Conditional expression settings for unions are represented either as a serialized bit vector or as hex/integer, with the bit width representing the maximum available bit width among all union members. A future enhancement will make it possible for expressions to target individual union members.
- SystemVerilog interface constructs are not supported.

#### VHDL Limitations with Imported Verdi Signals

There are some VHDL limitations when the essential signals are imported from the Verdi platform:

- Boolean vector representation in the Identify-generated FSDB is different from the VCS-generated FSDB, but does not have any known impact during the data expansion.
- Record elements are represented in reverse order in the Identify-generated FSDB. This
  reversal does not have any known impact during data expansion.
- Generate statements are not supported.



© 2020 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited. Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at:

http://www.synopsys.com/Company/Pages/Trademarks.aspx.

All other names mentioned herein are trademarks or registered trademarks of their respective companies.

www.synopsys.com