

PolarFire® SoC

MSS Simulation User Guide

Introduction

The PolarFire SoC Microcontroller Subsystem (MSS) is modeled with Microchip's AMBA Bus Functional Model (BFM). For information about supported instructions and syntax of the BFM commands, see the DirectCore Advanced Microcontroller Bus Architecture - Bus Functional Model User's Guide.

Simulation can be useful in the following situations:

- · Verifying the connectivity with the fabric logic.
- Addressing peripherals, memories etc. in the fabric that are connected to the MSS using the Fabric Interface Controllers (FICs).
- Accessing MSS-DDR from fabric master using the FICs.
- Accessing the Crypto from fabric.
- Generation of H2F and F2H interrupts.

Figure 1. Architecture of MSS Simulation Model



Table of Contents

| Intro | oductio | on | 1 | |
|-------|----------------------------------|---------------------------------|----|--|
| 1. | Creating a Project | | | |
| 2. | Simula | 6 | | |
| | 2.1. | FIC Interface | 6 | |
| | 2.2. | Interrupts | 8 | |
| | 2.3. | User Crypto Processor | 12 | |
| | 2.4. | DDR | 13 | |
| | 2.5. | QoS Parameter | 14 | |
| 3. | Revisi | ion History | 17 | |
| 4. | Microchip FPGA Technical Support | | | |
| | 4.1. | Customer Service | 18 | |
| | 4.2. | Customer Technical Support | | |
| | 4.3. | Website | 18 | |
| | 4.4. | Outside the U.S. | 18 | |
| The | Microo | chip Website | 19 | |
| Pro | duct Cł | hange Notification Service | 19 | |
| Cus | tomer | Support | | |
| Mic | rochip l | Devices Code Protection Feature | 19 | |
| Leg | Legal Notice | | | |
| Trac | demark | KS | 20 | |
| Qua | ality Ma | anagement System | 21 | |
| Wor | ldwide | Sales and Service | 22 | |

1. Creating a Project

Use the MSS standalone configuration tool and Libero[®] SoC to create MSS-based designs. For more information, see the MSS Standalone Configurator User Guide.

- 1. Create the MSS configurator using the pfsoc_mss application by either creating a new configuration (.cfg) file or opening an existing one.
- 2. Configure the MSS subsystem with the required FIC interface and other necessary modules like DDR and Crypto.
- 3. Generate the MSS component file (.cxz).

After finishing with the MSS standalone configuration, import the MSS subsystem into Libero, and then design the entire system:

- 1. Open the Libero SoC Design Suite.
- 2. Create the project.
- 3. Invoke system builder to create your MSS block.
- 4. Import the MSS component file.
- 5. Design your entire system using MSS, AXI4 interconnect, fabric slaves, and fabric masters. The following figures show typical systems.

Figure 1-1. Example 1: Typical Smart Design Block







 After designing the entire system, check the DRC and generate the system. Libero generates three BFM files for three master FIC interfaces in a simulation folder, as shown in the following figure.

Figure 1-3. BFM Files in the Simulation Folder

| 🚊 📄 sim | nulation |
|---------|-------------------------------------------------|
| bfm | ntovec.exe |
| | bfmtovec.lin |
| | bfmtovec_compile.log |
| - E | bfmtovec_compile.tcl |
| 🕂 🕂 主 | COREAPB3_LIB |
| | coreapb3_usertb_master.bfm |
| - E | coreapb3_usertb_master.vec |
| - E | coreuart_usertb_apb_master.bfm |
| | coreuart_usertb_include.bfm |
| | modelsim.ini |
| | modelsim.ini.sav |
| | parameter_incl.v |
| | PCIE_0.vec |
| | PCIE_0_compile_bfm.tcl |
| | PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE_PCIE_0_user.bfm |
| | PFSOC_MSS_C0_PFSOC_MSS_FIC0_compile_bfm.tcl |
| | PFSOC_MSS_C0_PFSOC_MSS_FIC0_user.bfm |
| | PFSOC_MSS_C0_PFSOC_MSS_FIC1_compile_bfm.tcl |
| | PFSOC_MSS_C0_PFSOC_MSS_FIC1_user.bfm |
| | PFSOC_MSS_C0_PFSOC_MSS_FIC3_compile_bfm.tcl |
| | PFSOC_MSS_C0_PFSOC_MSS_FIC3_user.bfm |
| | PFSOC_MSS_FIC0.vec |
| | PFSOC_MSS_FIC1.vec |
| | PFSOC_MSS_FIC3.vec |

7. Add the supported BFM instructions in these BFM files to perform the simulation.

2. Simulation Flow

This section describes the simulation flow for FIC interface, interrupts, the User Crypto Processor, DDR controller, and quality of service (QoS) parameters.

2.1 FIC Interface

The PolarFire SoC FPGA provides multiple FICs to enable connectivity between user logic in the FPGA fabric and the MSS. FIC is part of the MSS and acts as a bridge between the MSS and fabric.

The master FIC interface provides access to the address range listed in the following table.

| FIC Interface | Number of Regions | Start Address | End Address | Size |
|---------------|-------------------|----------------|---------------|--------|
| FIC0 | 2 | 0x6000_0000 | 0x7FFF_FFFF | 512 MB |
| | | 0x20_0000_0000 | 0x2F_FFFF_FFF | 64 GB |
| FIC1 | 2 | 0xE000_0000 | 0xFFFF_FFFF | 512 MB |
| | | 0x30_0000_0000 | 0x3F_FFFF_FFF | 64 GB |
| FIC3 | 1 | 0x4000_0000 | 0x5FFF_FFF | 512 MB |

Table 2-1. FIC Interface Address Ranges

The master FIC allows and initiates the AXI transaction only when addresses entered in the BFM file are within the dedicated address range. Otherwise, it shows a DRC in simulation log.

The slave FIC responds to AXI master in fabric in the following way:

- Uses AXI transaction details to clear interrupts and provides a valid AXI response.
- Provides a transparent connection between the AXI switch and FIC interface to access the DDR controller and DDR memory.
- Prints a message in simulation log on incorrect addressing for other addresses.

2.1.1 BFM Commands

All BFM commands in the *Microchip DirectCore AMBA BFM User's Guide*, *PolarFire PCI BFM* and *SmartFusion2 FPGA High Speed Serial Interface Simulation* can be used to simulate the MSS.

The following code block shows typical BFM instructions.

After adding a test bench to the design, the user can use these BFM files to perform an MSS simulation by launching the Per-Synth simulation.

Figure 2-1. Simulation Launching

| Suld Herenhy | 🤍 Stavi Consonor | • _ + - ? |
|-----------------------------------|-----------------------------------------|---------------------------------------------------------------------------------------------------|
| work work work work testbench (te | stbench.v) [work] ser_Test.v) [work] | |
| CLK_GEI | Open Component | |
| IP CLK_GEI | Simulate Pre-Synth Design 🔸 | Open Interactively |
| TOP | Rename Component | Run |
| CoreUARTa | Open HDL File Check HDL File | BSLAVE (bfm_apbslave. BSLAVE (bfm_apbtoapb.v BSLAVE (bfm_ahbslave. BLAPB (bfm_ahblapb.v) |
| CoreUARTa COREAPB3 LIB | Delete | IBL (bfm_ahbl.v) [work] |
| E Components | Copy File Path | - |
| | Show Module Parameters | |
| ĺ | Properties | |
| | Show Module | |

The simulation log shows the BFM transactions, as shown in the following figure.

Figure 2-2. MSS FIC Simulation Log – FIC_0 as Master

```
Data Write 2060010010 Co
  PFSOC_FIC_0_BFM:25:readmult64 x 00000020 600f0000 10 at 568 ns
  PFSOC_FIC_0_BFM: Data Write 20600f0018 0101010102020202
# PFSOC_FIC_0_BFM: Data Write 20600f0020 03030303badcad00
  PFSOC_FIC_0_BFM: Data Read 20600f0000 ffffffffeeeeeeee at 895.179000ns
  PFSOC_FIC_0_BFM: Data Read 20600f0008 aaaaaaaabbbbbbbbb at 905.181000ns
 PFSOC_FIC_0_BFM: Data Read 20600f0010 ccccccccddddddd at 915.183000ns
PFSOC_FIC_0_BFM:26:readmultchk64 x 00000020 600f0000 fffffffff ... at 919 ns
  PFSOC_FIC_0_BFM: Data Read 20600f0018 0101010102020202 at 925.185000ns
# PFSOC_FIC_0_BFM: Data Read 20600f0020 03030303badcad00 at 935.187000ns
VSIM 2> run
# PFSOC_FIC_0_BFM: Data Read 20600f0000 ffffffffeeeeeee MASK:fffffffffffffffff at 1085.217000ns
# PFSOC_FIC_0_BFM: Data Read 20600f0008 aaaaaaaabbbbbbbbb MASK:ffffffffffffffffff at 1095.219000ns
# PFSOC_FIC_0_BFM: Data Read 20600f0010 ccccccccdddddddd MASK:fffffffffffffffff at 1105.221000ns
# PFSOC_FIC_0_BFM:31:return
# PFSOC_FIC_0_BFM: Data Read 20600f0018 01010102020202 MASK:ffffffffffffffffffff at 1115.223000ns
 PFSOC FIC 0 BFM: Data Read 20600f0020 03030303badcad00 MASK:fffffffffffffffffffff at 1125.225000ns
*****
# FIC_0 BFM Simulation Complete - 7 Instructions - NO ERRORS
```

2.2 Interrupts

F2H Interrupts

The MSS simulation model acknowledges the assertion of F2H interrupts.

There are 64 F2H interrupt ports. MSS acknowledges them by printing a message when it receives a valid active high interrupt.

Figure 2-3. F2H Interrupt Simulation Log - Valid Interrupts

| ٠ | INFO | - | F2H_INTERRUPT[63] | 1.5 | asserted |
|---|------|---|--------------------|-----|----------|
| ٠ | INFO | : | F2H_INTERRUPT [62] | 1.0 | asserted |
| ٠ | INFO | | F2H_INTERRUPT[61] | 13 | asserted |
| ٠ | INFO | : | F2H_INTERRUPT [60] | 13 | asserted |
| ٠ | INFO | : | F2H_INTERRUPT [59] | 1.0 | asserted |
| ٠ | INFO | : | F2H_INTERRUPT [58] | 1.0 | asserted |
| ٠ | INFO | : | F2H_INTERRUPT(57) | 1.0 | asserted |
| ٠ | INFO | : | F2H_INTERRUPT[56] | 1.0 | asserted |
| ٠ | INFO | : | F2H_INTERRUPT [55] | 1.8 | asserted |
| ٠ | INFO | : | F2H_INTERRUPT[54] | 1.0 | asserted |
| ٠ | INFO | 1 | F2H_INTERRUPT [53] | 10 | asserted |
| ٠ | INFO | : | F2H_INTERRUPT [52] | 13 | asserted |
| ٠ | INFO | : | F2H_INTERRUPT(51) | 13 | asserted |
| ٠ | INFO | : | F2H_INTERRUPT (50) | 13 | asserted |
| ٠ | INFO | : | F2H_INTERRUPT[49] | 10 | asserted |
| ٠ | INFO | : | F2H_INTERRUPT[48] | 13 | asserted |
| ٠ | INFO | : | F2H_INTERRUPT[47] | 1.0 | asserted |
| ٠ | INFO | - | F2H_INTERRUPT(46) | 10 | asserted |
| ٠ | INFO | 1 | F2H_INTERRUPT(45) | 1.5 | asserted |
| ٠ | INFO | : | F2H_INTERRUPT(44) | 18 | asserted |
| ٠ | INFO | : | F2H_INTERRUPT(43) | 18 | asserted |
| ٠ | INFO | : | F2H_INTERRUPT [42] | 1.3 | asserted |
| ٠ | INFO | - | F2H_INTERRUPT(41) | 1.0 | asserted |
| ٠ | INFO | : | F2H_INTERRUPT(40) | 13 | asserted |
| ٠ | INFO | 1 | F2H_INTERRUPT(39) | 13 | asserted |
| ٠ | INFO | : | F2H_INTERRUPT(38) | 13 | asserted |
| ٠ | INFO | | F2H_INTERRUPT[37] | 1.0 | asserted |
| ٠ | INFO | : | F2H_INTERRUPT [36] | 13 | asserted |
| ٠ | INFO | : | F2H_INTERRUPT[35] | 1.5 | asserted |
| ٠ | INFO | - | F2H_INTERRUPT [34] | 1.0 | asserted |
| • | INFO | : | F2H_INTERRUPT (33) | 18 | asserted |
| ٠ | INFO | | F2H_INTERRUPT[32] | 13 | asserted |
| ٠ | INFO | : | F2H_INTERRUPT[31] | 13 | asserted |

The interrupt inputs should be high for one clock of MSS clock; otherwise, the MSS model rejects the interrupt and prints a message about the interrupt level being too low.

Figure 2-4. F2H Interrupt Simulation Log - Invalid Interrupt

ERROR : F2H_INTERRUPT[63] must stay high for at least one MSS clock cycle

H2F Interrupts

The MSS simulation model allows the user to use text files to set and clear H2F interrupts. To do this, add the following command in the run.do file:

vsim -L polarfire -L presynth -t 1ps -g H2F_MEMFILE=(path)/*.txt presynth.tb

Example:vsim -L polarfire -L presynth -t 1ps -g H2F_MEMFILE=E:/mss_sim/h2f_sim.txt
presynth.tb

There are 16 H2F interrupts. The following table lists their allocation in MSS.

Table 2-2. Allocating MSS Interrupts

| H2F Line | Group |
|----------|-------|
| 0 | GPIO |

| continued | | | | |
|-----------|------------------|--|--|--|
| H2F Line | Group | | | |
| 1 | MMUART, SPI, CAN | | | |
| 2 | l ² C | | | |
| 3 | MAC0 | | | |
| 4 | MAC1 | | | |
| 5 | WATCHDOGS | | | |
| 6 | Maintenance | | | |
| 7 | SCB | | | |
| 8 | G5C-Message | | | |
| 9 | DDRC | | | |
| 10 | G5C-DEVRST | | | |
| 11 | RTC/USOC | | | |
| 12 | TIMER | | | |
| 13 | ENVM, QSPI | | | |
| 14 | USB | | | |
| 15 | MMC/SDIO | | | |

Use text file based entries to set and clear an interrupt, see the following example.

```
Wait time(Time to wait in number MSS PLL clock cycles, Hex)Interrupt Value(16-bit value, Hex)Wait time(Time to wait in number MSS PLL clock cycles, Hex)Interrupt Value(16-bit value, Hex)...
```

Example:

| 0000 | (Clear all 16 interrupts) |
|------|--------------------------------------------------|
| 1000 | (Wait for 1000 (4096 in DEC) MSS clock cycles) |
| FFFF | (Set all 16 interrupts) |
| 100 | (Wait for 100 (256 in DEC) MSS PLL clock cycles) |

The H2F interrupts can be cleared by clearing an interrupt register bit in the corresponding peripheral. These AXI transactions can be generated by a Master in fabric.

| Table 2-3. C | Clearing | Interrupts |
|--------------|----------|------------|
|--------------|----------|------------|

| H2F Line | Group | AXI Address and Data Bits | to Clear an Interrupt |
|----------|--------|---------------------------|-----------------------------------------------------|
| 0 | GPIO | Reg | g5soc_mss_regmap:GPI O:INTR |
| | | Physical Address | 0x2012 0080 |
| | | | 0x2012 1080 |
| | | | 0x2012 2080 |
| | | | 0x2812 0080 |
| | | | 0x2812 1080 |
| | | | 0x2812 2080 |
| | | Data | Bit-0: To clear an interrupt, write the bit with 1. |
| 1 | MMUART | Reg | g5soc_mss_regmap:MM UART:IIM |
| | | Physical Address | 0x2000 0028 |
| | | | 0x2010 0028 |
| | | | 0x2010 2028 |
| | | | 0x2010 4028 |
| | | | 0x2010 6028 |
| | | | 0x2800 0028 |
| | | | 0x2810 0028 |
| | | | 0x2810 2028 |
| | | | 0x2810 4028 |
| | | | 0x2810 6028 |
| | | Data | Reading the IIM register clears this interrupt. |
| 1 | MMUART | Reg | g5soc_mss_regmap:MM UART:MM2 |
| | | Physical Address | 0x2000 0038 |
| | | | 0x2010 0038 |
| | | | 0x2010 2038 |
| | | | 0x2010 4038 |
| | | | 0x2010 6038 |
| | | | 0x2800 0038 |
| | | | 0x2810 0038 |
| | | | 0x2810 2038 |
| | | | 0x2810 4038 |
| | | | 0x2810 6038 |
| | | Data | Reading the MM2 clears the interrupt. |

PolarFire[®] SoC

Simulation Flow

| continued | | | | | |
|-----------|------------------|---------------------------|----------------------------------------------------------------------------------------|--|--|
| H2F Line | Group | AXI Address and Data Bits | to Clear an Interrupt | | |
| 1 | MMUART | Reg | g5soc_mss_regmap:MM UART:RTO | | |
| | | Physical Address | 0x2000 004C | | |
| | | | 0x2010 004C | | |
| | | | 0x2010 204C | | |
| | | | 0x2010 404C | | |
| | | | 0x2010 604C | | |
| | | | 0x2800 004C | | |
| | | | 0x2810 004C | | |
| | | | 0x2810 204C | | |
| | | | 0x2810 404C | | |
| | | | 0x2810 604C | | |
| | | Data | Writing the RTO register clears this interrupt. | | |
| 1 | SPI | Reg | g5soc_mss_regmap:SPI:I NT_CLEAR | | |
| | | Physical Address | 0x2010 800C | | |
| | | | 0x2010 900C | | |
| | | | 0x2810 800C | | |
| | | | 0x2810 900C | | |
| | | Data | Bit-5: Write 1 to clear the interrupt. Bit-4: Write 1 to clear the interrupt. | | |
| 1 | CAN | - | Support will be added in a future Libero release | | |
| 2 | l ² C | - | Support will be added in a future Libero release. | | |
| 3 | MAC0 | - | Support will be added in a future Libero release. | | |
| 4 | MAC1 | - | Support will be added in a future Libero release. | | |
| 5 | WATCHDOGS | - | Support will be added in a future Libero release. | | |
| 6 | Maintenance | - | Support will be added in a future Libero release. | | |
| 7 | SCB | — | Support will be added in a future Libero release. | | |
| 8 | G5C-Message | - | Support will be added in a future Libero release. | | |

| Simulation | FIOW |
|------------|------|
| | |
| | |
| | |

| H2F Line | Group | AXI Address and Data Bits | to Clear an Interrupt |
|----------|------------|---------------------------|---------------------------------------------------|
| 9 | DDRC | — | Support will be added in a future Libero release. |
| 10 | G5C-DEVRST | — | Support will be added in a future Libero release. |
| 11 | RTC/USOC | — | Support will be added in a future Libero release. |
| 12 | TIMER | — | Support will be added in a future Libero release. |
| 13 | ENVM,QSPI | — | Support will be added in a future Libero release. |
| 14 | USB | — | Support will be added in a future Libero release. |
| 15 | MMC/SDIO | - | Support will be added in a future Libero release. |

2.3 User Crypto Processor

The FIC-4 is a dedicated interface for the User Crypto Processor. FIC-4 provides two 32-bit AHB-Lite bus interfaces between the Crypto Processor and the fabric.

- One interface is mastered by the fabric and the Crypto Processor acts as slave.
- The other interface is mastered by the DMA controller of the User Crypto Processor and has a slave in the fabric.

Crypto simulation is similar to the PolarFire model, where only the AHB interface to fabric is exposed. Streaming/ Direct Transfer DXI interface support is not modeled for this release, so these ports are not exposed to the fabric.

The following table describes the simulation support for each crypto mode.

| Table 2-4 | Matching Cr | vto Modes with | Simulation Support |
|------------|-------------|----------------|--------------------|
| Table 2-4. | matching or | yto modes with | Simulation Support |

| Crypto Mode | Description | Simulation Support |
|---------------|-----------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| MSS | The Crypto block is available to the MSS only. | No support. |
| Fabric | The Crypto block is available to the fabric only. | The AHB interface is exposed and simulation can be performed with Crypto. |
| Shared-MSS | Initially, the Crypto block is connected to the MSS and can be requested by the fabric. | The AHB interface is exposed and simulation can be performed with Crypto; however, there is no support when changing between MSS and fabric modes. |
| Shared-Fabric | Initially, the Crypto block is connected to the fabric and can be requested by the MSS. | The AHB interface is exposed and simulation can be performed with Crypto; however, there is no support when changing between MSS and fabric modes. |

For more information about using crypto block and performing simulation, see the AC464 Application Note: PolarFire FPGA: Implementing Data Security Using User Cryptoprocessor.

2.4 DDR

To enable fast simulation, the DDR controller follows a BFM behavioral model: It is a single model for "DDR controller + PHY + DDR Memory", with no activity seen on the DDR pins connected to external DDR memory. DDR memory is modeled as a sparse array, and performs address decoding and prints row, column, bank, and rank address information in a simulation log.

The MSS standalone configurator configures the MSS DDR and generates configuration parameters. The simulation model considers only the parameters in the following table.

| MSS Configurator | Considered Parameters |
|--------------------------------------------------------|--------------------------|
| DDR_DDRC_CFG_CHIPADDR_MAP_CFG_CHIPADDR_MAP | All possible values |
| DDR_DDRC_CFG_BANKADDR_MAP_0_CFG_BANKADDR_MAP_0 | All possible values |
| DDR_DDRC_CFG_ROWADDR_MAP_0_CFG_ROWADDR_MAP_0 | All possible values |
| DDR_DDRC_CFG_ROWADDR_MAP_1_CFG_ROWADDR_MAP_1 | All possible values |
| DDR_DDRC_CFG_ROWADDR_MAP_2_CFG_ROWADDR_MAP_2 | All possible values |
| DDR_DDRC_CFG_ROWADDR_MAP_3_CFG_ROWADDR_MAP_3 | All possible values |
| DDR_DDRC_CFG_COLADDR_MAP_0_CFG_COLADDR_MAP_0 | All possible values |
| DDR_DDRC_CFG_COLADDR_MAP_1_CFG_COLADDR_MAP_1 | All possible values |
| DDR_DDRC_CFG_COLADDR_MAP_2_CFG_COLADDR_MAP_2 | All possible values |
| DDR_DDRC_CFG_MEM_COLBITS_CFG_MEM_COLBITS | All possible values |
| DDR_DDRC_CFG_MEM_ROWBITS_CFG_MEM_ROWBITS | All possible values |
| DDR_DDRC_CFG_MEM_BANKBITS_CFG_MEM_BANKBITS | All possible values |
| DDR_DDRC_CFG_NUM_RANKS_CFG_NUM_RANKS | All possible values |
| DDR_DDRC_CFG_MANUAL_ADDRESS_MAP_CFG_MANUAL_ADDRESS_MAP | All possible values |
| DDR_DDRC_CFG_MEMORY_TYPE_CFG_MEMORY_TYPE | All possible values |
| DDR_DDRC_CFG_BG_INTERLEAVE_CFG_BG_INTERLEAVE | All possible values |
| DDR_DDRC_CFG_BL_MODE_CFG_BL_MODE | 8 |
| DDR_DDRC_CFG_DQ_WIDTH_CFG_DQ_WIDTH | 16, 32 |

Table 2-5. MSS DDR Configuration Parameter Support

The simulation model has the following limitations.

Table 2-6. MSS DDR Model Limitations

| Sr. No. | Limitations |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1 | AXI transactions with 64-bit data only are supported. There is no support for word (32-bit)-, halfword (16-bit)-, and byte (8-bit)-based AXI transactions. |
| 2 | Supports Burst Length of Fixed BL8 only. |
| 3 | DDR parameters related to latency and timing are not considered. |

In the context of page hits and page misses in real time applications, this simulation model always considers page hits to avoid latencies caused by page misses.

The model expects the user to use the vsim command to set the parameters in the following table while launching the simulation.

| Table 2-7. | MSS DDR | Address S | pace Parameters |
|------------|---------|-----------|-----------------|
|------------|---------|-----------|-----------------|

| Parameter | Description | Value |
|--------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DDR_ADDRESS_REGION | Selects 32-bit Vs 38-bit address region for DDR. You can change the value of this parameter using the vsim commands. For example, to set the 32-bit address region: vsim -L polarfire -L presynth -t 1ps - gDDR_ADDRESS_REGION=0 presynth.tb. | 1: 38-bit address region, where the base address is 0x14_0000_000. (<i>default</i>) 0: 32-bit address region, where the base address is 0xC000_0000. |

You can access MSS-DDR from any FIC interface and can choose to share (compromise) bandwidth to the QoS master.

The following figure shows an example of a simulation log where a fabric master such as PCIe-BFM is accessing MSS-DDR.

Figure 2-5. Simulation Log of PCIe-BFM Accessing MSS-DDR



2.5 QoS Parameter

The QoS feature allows bandwidth to be shared for the fabric masters when accessing DDR. To share bandwidth, an AXI master (referred as QoS master) is connected internally at the AXI switch that performs the DDR access. This

AXI master, which is hidden from you, performs DDR access controlled through QoS parameters. The QoS is enabled only when DDR is enabled.

You can change the QoS parameter values using vsim commands while launching the simulation, see the following table.

| Tabla | 20 | Mee | 0~6 | Daramotore |
|-------|--------------|--------|-----|------------|
| lable | 2-0 . | 11/133 | 403 | rarameters |

| Parameter | Description | Default Value |
|------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| QOS_AXI_CLKS | Number of AXI clocks at which QoS master performs read/write AXI transactions with DDR. To change the value of this parameter, use vsim command as shown below: | 5000 |
| | vsim -L polarfire -L presynth -t lps -g QOS AXI CLKS = 10000 presynth.tb | |
| QOS_START_ADDRESS | Base address for QoS operation. Change this address if the same address region is being used by another application through FIC. To avoid contention between QoS and FIC accessing the same DDR region, shift the QoS access region to an unused address region. To change the value of this parameter, use vsim command as shown below: For 38-bit: vsim -L polarfire -L presynth -t 1ps - gQOS_START_ADDRESS=38'h160000000 presynth.tb For 32-bit: (also need to change DDR_ADDRESS_REGION for 32-bit) vsim -L polarfire -L presynth -t 1ps - gQOS_START_ADDRESS=32'hcd000000 - gDDR_ADDRESS_REGION=0 presynth.tb | This is as per the DDR_ADDRESS_R EGION parameter. 1: 38-bit address region, where 0x14_0000_0000 is base address. (<i>default</i>) 0: 32-bit address region, where 0xC000_0000 is base address. |
| NO_OF_QOS_TRANSACTIONS | Number of burst read/write transactions performed by QoS at regular or cyclic interval of QOS_AXI_CLKS. If set to zero, QoS does not perform any AXI transactions to DDR and the entire bandwidth is allocated to FICs. Note: Make sure the QOS_AXI_CLKS value is much greater than the finish time of all QoS AXI transactions. The smallest burst size typically uses: 10 AXI clocks for read or write burst transaction with DQ=16. 20 AXI clocks for read or write burst transaction with DQ=16. To change the value of this parameter, use vsim command as shown below: vsim -L polarfire -L presynth -t lps -gNO_OF_QOS_TRANSACTIONS=512 presynth.tb | 128 when DDR is used. |

The following figure shows an example simulation log when QoS master accesses DDR.

```
Figure 2-6. Simulation Log when QoS Master Accesses DDR
```

```
# QoS Write Transactions
                                  1 Completed
# g5soc ddr axi slave: 64 Bit Write 00cd000000=aabbccdd12345678 at 16795 ns
# g5soc ddr axi slave: 64 Bit Write 00cd000008=aabbccdd12345678 at 16798 ns
# Writing to DDR3 Memory @ rank = 0, bank = 01, row = 0a000, col = 00000000, data = 5678
# Writing to DDR3 Memory @ rank = 0, bank = 01, row = 0a000, col = 00000001, data = 1234
# Writing to DDR3 Memory @ rank = 0, bank = 01, row = 0a000, col = 00000002, data = ccdd
# Writing to DDR3 Memory @ rank = 0, bank = 01, row = 0a000, col = 00000003, data = aabb
# Writing to DDR3 Memory @ rank = 0, bank = 01, row = 0a000, col = 00000004, data = 5678
# Writing to DDR3 Memory @ rank = 0, bank = 01, row = 0a000, col = 00000005, data = 1234
# Writing to DDR3 Memory @ rank = 0, bank = 01, row = 0a000, col = 00000006, data = ccdd
# Writing to DDR3 Memory @ rank = 0, bank = 01, row = 0a000, col = 00000007, data = aabb
# QoS Read Transactions
                                1 Completed
# Reading from DDR3 Memory @ rank = 0, bank = 01, row = 0a000, col = 00000000, data = 5678
# Reading from DDR3 Memory @ rank = 0, bank = 01, row = 0a000, col = 00000001, data = 1234
# Reading from DDR3 Memory @ rank = 0, bank = 01, row = 0a000, col = 00000002, data = ccdd
# Reading from DDR3 Memory @ rank = 0, bank = 01, row = 0a000, col = 00000003, data = aabb
# Reading from DDR3 Memory @ rank = 0, bank = 01, row = 0a000, col = 00000004, data = 5678
# Reading from DDR3 Memory @ rank = 0, bank = 01, row = 0a000, col = 00000005, data = 1234
# Reading from DDR3 Memory @ rank = 0, bank = 01, row = 0a000, col = 00000006, data = ccdd
# Reading from DDR3 Memory @ rank = 0, bank = 01, row = 0a000, col = 00000007, data = aabb
# g5soc ddr axi slave: 64 Bit Read 00cd000000=aabbccdd12345678 at 16828 ns
# g5soc ddr axi slave: 64 Bit Read 00cd000008=aabbccdd12345678 at 16832 ns
```

3. Revision History

| Revision | Date | Description |
|----------|---------|-------------------------------------------------------------|
| A | 11/2020 | Document converted to Microchip template. Initial Revision. |

4. Microchip FPGA Technical Support

Microchip FPGA Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. This section provides information about contacting Microchip FPGA Products Group and using these support services.

4.1 Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call 800.262.1060
- From the rest of the world, call 650.318.4460
- Fax, from anywhere in the world, **650.318.8044**

4.2 Customer Technical Support

Microchip FPGA Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microchip FPGA Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

You can communicate your technical questions through our Web portal and receive answers back by email, fax, or phone. Also, if you have design problems, you can upload your design files to receive assistance. We constantly monitor the cases created from the web portal throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

Technical support can be reached at soc.microsemi.com/Portal/Default.aspx.

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), log in at soc.microsemi.com/Portal/Default.aspx, go to the **My Cases** tab, and select **Yes** in the ITAR drop-down list when creating a new case. For a complete list of ITAR-regulated Microchip FPGAs, visit the ITAR web page.

You can track technical cases online by going to My Cases.

4.3 Website

You can browse a variety of technical and non-technical information on the Microchip FPGA Products Group home page, at www.microsemi.com/soc.

4.4 Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support at (https://soc.microsemi.com/Portal/Default.aspx) or contact a local sales office.

Visit About Us for sales office listings and corporate contacts.

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- · Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- · Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code
 protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly
 evolving. We at Microchip are committed to continuously improving the code protection features of our products.
 Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act.
 If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue
 for relief under that Act.

Legal Notice

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-7190-5

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

| AMERICAS | ASIA/PACIFIC | ASIA/PACIFIC | EUROPE |
|---------------------------|-----------------------|-------------------------|-----------------------|
| Corporate Office | Australia - Sydney | India - Bangalore | Austria - Wels |
| 2355 West Chandler Blvd. | Tel: 61-2-9868-6733 | Tel: 91-80-3090-4444 | Tel: 43-7242-2244-39 |
| Chandler, AZ 85224-6199 | China - Beijing | India - New Delhi | Fax: 43-7242-2244-393 |
| Tel: 480-792-7200 | Tel: 86-10-8569-7000 | Tel: 91-11-4160-8631 | Denmark - Copenhagen |
| Fax: 480-792-7277 | China - Chengdu | India - Pune | Tel: 45-4485-5910 |
| Technical Support: | Tel: 86-28-8665-5511 | Tel: 91-20-4121-0141 | Fax: 45-4485-2829 |
| www.microchip.com/support | China - Chongging | Japan - Osaka | Finland - Espoo |
| Web Address: | Tel: 86-23-8980-9588 | Tel: 81-6-6152-7160 | Tel: 358-9-4520-820 |
| www.microchip.com | China - Dongguan | Japan - Tokvo | France - Paris |
| Atlanta | Tel: 86-769-8702-9880 | Tel: 81-3-6880- 3770 | Tel: 33-1-69-53-63-20 |
| Duluth. GA | China - Guangzhou | Korea - Daegu | Fax: 33-1-69-30-90-79 |
| Tel: 678-957-9614 | Tel: 86-20-8755-8029 | Tel: 82-53-744-4301 | Germany - Garching |
| Fax: 678-957-1455 | China - Hangzhou | Korea - Seoul | Tel: 49-8931-9700 |
| Austin. TX | Tel: 86-571-8792-8115 | Tel: 82-2-554-7200 | Germany - Haan |
| Tel: 512-257-3370 | China - Hong Kong SAR | Malaysia - Kuala Lumpur | Tel: 49-2129-3766400 |
| Boston | Tel: 852-2943-5100 | Tel: 60-3-7651-7906 | Germany - Heilbronn |
| Westborough MA | China - Nanjing | Malaysia - Penang | Tel: 49-7131-72400 |
| Tel: 774-760-0087 | Tel: 86-25-8473-2460 | Tel: 60-4-227-8870 | Germany - Karlsruhe |
| Eax: 774-760-0088 | China - Qingdao | Philippines - Manila | Tel: 49-721-625370 |
| Chicago | Tel: 86-532-8502-7355 | Tel: 63-2-634-9065 | Germany - Munich |
| Itasca II | China - Shanghai | Singapore | Tel: 49-89-627-144-0 |
| Tel: 630-285-0071 | Tel: 86-21-3326-8000 | Tel: 65-6334-8870 | Fax: 49-89-627-144-44 |
| Eax: 630-285-0075 | China - Shenyang | Taiwan - Hsin Chu | Germany - Rosenheim |
| Dallas | Tel: 86-24-2334-2829 | Tel: 886-3-577-8366 | Tel: 49-8031-354-560 |
| Addison TX | China - Shenzhen | Taiwan - Kaobsiung | Israel - Ba'anana |
| Tel: 972-818-7423 | Tel: 86-755-8864-2200 | Tel: 886-7-213-7830 | Tel: 972-9-744-7705 |
| Fax: 072-818-2024 | China - Suzhou | Taiwan - Tainei | Italy - Milan |
| Detroit | Tel: 86-186-6233-1526 | Tel: 886-2-2508-8600 | Tel: 39-0331-742611 |
| Novi MI | China - Wuhan | Thailand - Bangkok | Eax: 39-0331-466781 |
| Tel: 248-848-4000 | Tel: 86-27-5980-5300 | Tel: 66-2-604-1351 | Italy - Padoya |
| Houston TX | China - Xian | Vietnam - Ho Chi Minh | Tel: 30-040-7625286 |
| Tel: 281_894_5983 | Tel: 86-29-8833-7252 | Tel: 84-28-5448-2100 | Netherlands - Drunen |
| Indianapolis | China - Xiamen | 101. 04-20-0440-2100 | Tel: 31-416-690399 |
| Noblesville IN | Tel: 86-592-2388138 | | Eax: 31-416-690340 |
| Tel: 317-773-8323 | China - Zhuhai | | Norway - Trondheim |
| Fax: 317-773-5453 | Tel: 86-756-3210040 | | Tel: 17-72881388 |
| Tel: 317-536-2380 | 101. 00-7 00-02 10040 | | Poland - Warsaw |
| l os Angeles | | | Tel: 48-22-3325737 |
| Mission Vieio CA | | | Romania - Bucharest |
| Tel: 949_462_9523 | | | Tel: 40-21-407-87-50 |
| Fax. 010-162-0608 | | | Spain - Madrid |
| Tal. 243-402-3000 | | | Tel: 34-01-708-08 00 |
| Raleigh NC | | | Fax: 34-91-708-08-01 |
| Tel: 919-844-7510 | | | Sweden - Gotherberg |
| | | | Tel: 46-31-704-60 40 |
| Tel: 631-435-6000 | | | Sweden - Stockholm |
| San loso CA | | | Tel: 46-8-5000-4654 |
| Tal: 408 735 0110 | | | IK Wokingham |
| Tal: 400-733-9110 | | | |
| Canada Taranta | | | ICI. 44-110-921-0000 |
| | | | Fax: 44-118-921-5820 |
| 101: 905-695-1980 | | | |
| Fax. 900-090-2010 | | | |