

Libero[®] SoC v12.1 and Later

Netlist Viewer User Guide

Introduction

As FPGA designs grow in size and complexity, it has become essential for FPGA designers to traverse the netlist to analyze their designs. The Microchip Netlist Viewer is a graphical representation of the design netlist that displays different views for the different stages of the design process.

Table of Contents

Intro	oductio	on	1
1.	Suppo	orted Families and Platforms	3
2.	Views	S	4
3.	Invoca	ation	6
4.	Netlist	st Viewer Windows	7
	4.1. 4.2. 4.3. 4.4.	Opening a View Closing a View Netlist Viewer Windows Design Tree Window	10 11 11
	4.5. 4.6.	Canvas Window Log Window	
5.		sion History	
6.	Micro	pchip FPGA Technical Support	17
	6.1. 6.2. 6.3. 6.4.	Customer Service Customer Technical Support Website Outside the U.S	17 17
The	Micro	pchip Website	18
Pro	duct Cl	Change Notification Service	18
Cus	tomer	- Support	
Mic	rochip	Devices Code Protection Feature	18
Leg	al Noti	ice	19
Trac	demark	ks	19
Qua	ality Ma	anagement System	20
Woi	ldwide	e Sales and Service	21

1. Supported Families and Platforms

The Netlist Viewer supports SmartFusion[®]2, IGLOO[®]2, RTG4[™], and PolarFire[®] devices and runs on Windows and Linux systems.


Note: Depending on the device selected, some user interface elements such as icons, options, tabs, and dialog boxes may vary slightly in appearance and/or content. Basic Netlist Viewer functionality remains the same, regardless of the device chosen. In this user guide, a PolarFire device is used in the example figures.

2. Views


The Netlist Viewer is a graphical user interface that displays different views for the different stages of the design process:

- Register Transfer Level (RTL) Netlist view shows how the Verilog code will appear in design format. Using this view, you can confirm whether software implemented the correct logic. Cross probing between this view and the HDL code aids in troubleshooting when the design does not work as desired.
- Hierarchical Post-Synthesis view hierarchical view of the netlist after synthesis and after technology mapping to the Microchip FPGA technology.
- Flat Post-Compile Netlist view a flattened netlist after synthesis, technology mapping and further optimization based on the Design Rules Check (DRC) rules of the device family and/or die.
- Flat Post-Compile Cone view loads the same netlist as the Flat Post-Compile view, but does not initially draw anything on the canvas. Important parts of the design can be added to the canvas from the tree or from the existing items in the view. This view opens much more quickly than the Flat Post-Compile view. It allows you to load only the parts of the design you are interested in. This view is well-suited for use with large designs. This view is not available for all families.

Figure 2-1. Netlist Viewer — RTL View








Libero[®] SoC v12.1 and Later Views

sign View	Start Page Netlist Viewer - Hierarchical Post-Synthesis Netlist Viewer - Flat Post-Compile Netlist Viewer
TOP_LEVEL	📉 ※ ひ 🗊 ৰ 🗐 🕨 🗢 🔌 🖊 🛊 🛊 🖓 🔎 🔍 💭
Nets (5336)	
Ports (132)	┟╺┷╼┲╼┱╒╤╠┑
Primitives (279)	
COREAHBLSRAM_0 (2)	
COREPCIF_AHB_0 (241)	
Primitives (239)	
UCORE (123)	
UR1.URAM (10)	
CoreAHBLite_0 (1)	
FCCC_0 (6)	
MASTER_PROCESS_0 (2)	
	- F
III	•

Figure 2-3. Netlist Viewer — Flat Post-Compile View

Note: A progress bar indicates that the flattened netlist is being loaded. For a large netlist, the loading may incur some runtime penalty. A **Cancel** button is available to cancel the loading.

Figure 2-4. Netlist Viewer — Flat Post-Compile Cone View



3. Invocation

The standalone Netlist Viewer is available for invocation in the Design Flow window. To open the standalone Netlist Viewer in the Flow window, perform one of the following steps:

- Double-click **Netlist Viewer** in the Design Flow window.
- Right-click Netlist Viewer and select Open Interactively.

Figure 3-1. Netlist Viewer Invocation — Design Flow Window

Design Flow				đΧ
Top Module(root): fpga_top	-	0		ø
Tool				-
🗇 🕨 Create Design				_
Create SmartDesign				
Create HDL				
Create SmartDesign Testbench				
Create HDL Testbench				
Verify Pre-Synthesized Design				
Simulate				
Constraints				
🔄 💼 Manage Constraints				
🖌 🖻 🕨 Implement Design				
- Retlist Viewer				
V Synthesize	,	Open Ir	iteraci	tively
V Place and Route		Help		
Verify Post Layout Implementation	<u>'</u> ۱	icip		
🖳 💁 Verify Timing				_
Open SmartTime				
🔤 🔯 Verify Power				
Program and Debug Design				
Generate FPGA Array Data				
Configure Design Initialization Data	and Men	nories		
Generate Design Initialization Data				
Configure Hardware				
Programming Connectivity and	Interface			

When Netlist Viewer opens, it makes available for loading and viewing the following views of the netlist:

- RTL available after design capture/design generation
- Hierarchical Post-Synthesis available after Synthesis
- Flat Post-Compile available after Synthesis or Place and Route. If after Place and Route, the Netlist Viewer loads the Flat Post-Compile view to reflect the netlist generated after Place and Route.
- Flat Post-Compile Cone available after Synthesis or Place and Route. If after Place and Route, the Netlist
 Viewer loads the Flat Post-Compile view to reflect the netlist generated after Place and Route. This view does
 not display any netlist on the canvas until an instance from the design tree is selected and loaded. This view
 allows you to load in a special area of the design in which you are interested. It also cuts down the runtime.

4. Netlist Viewer Windows

When the standalone Netlist Viewer opens, no netlist views are loaded. The Start Page shows the netlist views that can be opened for viewing.

The Netlist Viewer User Guide is available from the Design Flow window (Netlist Viewer > Help > Netlist Viewer User Guide) and also from the Help menu (Help > Reference Manuals).

4.1 Opening a View

Click any of the following views at the top-left corner to load the netlist into the Netlist Viewer for viewing:

- RTL view pre-synthesis RTL netlist is drawn in the view.
- Hierarchical Post-Synthesis view post-synthesis netlist is drawn in the view.

Note: The Hierarchical Post-Synthesis view is not available if synthesis is disabled in the design flow (**Project > Project Settings > Design Flow > Enable Synthesis** is unchecked).

- Flat Post-Compile view flattened post-compile netlist is drawn in the view.
- Flat Post-Compile Cone view no netlist is drawn until design objects are added to the view.

Figure 4-1. Netlist Viewer on Start Up

Netlist Viewer - D:/2Work/NLV_IF_generic/CHIF	PLANNER_DEMO (TOP_LEVEL) - 1		х
File Windows Help			
RTL Hierarchical Post-Synthesis Flat Post-Compile	Flat Post-Compile Cone		
besign View 8	StartPage Netlist Viewer		-
	Netlist viewei		
	The Netlist Viewer provides an easy-to-use interface for viewing and navigating through a graphical representation of your design's netlist. To learn more the various supported features refer to the: <u>Netlist Viewer User Guide</u>	about	
	Getting Started: To start using the Netlist Viewer select one of the four view buttons from the top-left of the screen. The RTL, Hierarchical Post-Synthesis, and two Flat Po Compile views let you view your design's netlist at different stages of the design flow.	ist-	
	Views: RTL: This view shows the design as described in the HDL or SmartDesign generated source files. The synthesis and compilation steps do not need to be performed to use this view. This view supports crossprobing items to their locations in the HDL source files.		
	Hierarchical Post-Synthesis: This view shows the design after it has gone through synthesis. This view supports crossprobing items to their locations in the post-synthesis netlist. This view is only available after running synthesis in the Libero design flow.	he	_
	Flat Post-Compile: This view shows the design's flattened netlist after it has gone through compilation. If "Place and Route" has also been run from the L design flow, this view will show the updated post-layout design netlist. This view is only available after running compilation (which is part of the synthesis		•
og			8
B Messages 🖓 Errors 🗼 Warnings 🌒 Enfo			
Ready	Mode: Ourrent Level: Ourrent Page:	Fam: IC	1.002

Note: When netlist views are opened for the first time in the Netlist Viewer, they load into system memory, where they remain until the Netlist Viewer exits. For very large designs, loading the netlist for the first time may take some time. A pop-up window reports the status of the loading process.

Note: The Flat Post-Compile Cone view takes very little runtime because no netlist is drawn when this view is first loaded. This view does not display a netlist until instances from the design tree are selected and loaded.

Figure 4-2. Loading New View Popup Window


Loading New View	
	12%
	Cancel

After the netlist views open for the first time, they load into system memory, making them available almost immediately in the Netlist Viewer.

4.1.1 Displaying the Flat Post-Compile Cone View

When the Flat Post-Compile Cone view has finished loading, unlike the other three views, nothing is drawn in the canvas.

Figure 4-3. Flat Post-Compile Cone View when Loaded— No Design Object Added



Opening a design in the Flat Post-Compile view may incur a runtime penalty. This cone view loads the same AFL netlist source file as the Flat Post-Compile view. However, this cone view, unlike the Flat Post-Compile view, draws nothing until you select a part of the design you want to display. This reduces the runtime penalty associated with drawing a large netlist for display.

This view is useful when a small or critical part of a very large design needs to be examined. Design objects that can be selected for display in this view include:

- Nets
- Ports
- Macros
- Components

To display design objects in the Flat Post-Compiled Cone view, right-click the design object (**Nets, Macro, Ports, or Component**) in the Design Tree and select **Load Selection**. The design object is added to the view.

Libero[®] SoC v12.1 and Later

Netlist Viewer Windows





Figure 4-4. Flat Post-Compile Cone View— Design Objects Added

4.1.1.1 Adding a Net

Right-click a net in the Design Tree and select **Load Selection** to add a net to the view. Adding a net to the view adds a solid line net to the view (unless you cancel early), including all the instances and ports the net is connected to. The added net is selected in the view.

Nets that span multiple pages can be followed through the right-click menu item **Follow Net to Page#** to go to different pages that the net is on.


Figure 4-5. Net Added to View — Solid Line



4.1.1.2 Adding a Macro

A macro is a basic low-level design object from the Macro Library in the Catalog. Right-click a macro in the Design Tree and select **Load Selection** to add a macro. Adding a macro adds the instance with its connected nets to the view. The connected nets are always dashed yellow lines, even if they are not connected to any logic outside the view. Double-clicking the net adds connections (if any) and turns the net from a dashed line to a solid line. A solid line for a net indicates that it is a user-added net.

Figure 4-6. CFG4 Macro Added



4.1.1.3 Adding a Port


To add a port to the view, right-click a port in the Design Tree and select **Load Selection**. Adding a port to the view is the same as adding a net connected to the port.

4.1.1.4 Adding a Component

Right-click a component in the Design Tree and select **Load Selection** to add a component to the view. Adding a component to the view is the same as selecting all lower level macros and adding them to the view. The added macros are selected.

Note: To save runtime for very large components with many low level macros, the macros are added, but cannot be selected.

Figure 4-7. Component Added



4.1.1.5 Load/Driver Display

Design objects can also be added to the view through the right-click menu to add load/driver. This action adds any instances at the different logical levels.

4.2 Closing a View


To close the opened view, click an opened view at the top of the Netlist Viewer. A closed view stays in system memory as long as the Netlist Viewer remains open. Opening the same netlist view at a later time does not incur runtime penalty, as no loading is required.

4.3 Netlist Viewer Windows

When the Netlist Viewer opens, it displays three windows by default.

- Design Tree window displays the design hierarchy from the top level.
- · Canvas window displays the netlist views.
- Log window displays messages, warnings, info, and so on.

Figure 4-8. Netlist Viewer Windows



4.4 Design Tree Window

The Design Tree window displays the design hierarchy from the top level. By default, when the Netlist Viewer opens, it displays the Design Tree window.

Note: The Design Tree window is displayed by default when the Netlist Viewer opens. Hiding the Design Tree view will leave more display area for the Canvas view. To get a bigger display area for the canvas view, hide the Design Tree window (**Netlist Viewer > Windows** and uncheck **Show Tree**)

The Design Tree window displays:

- Nets (<integer>) number in brackets is the total number of nets at the top level.
- Ports (<integer>) number in brackets is the total number of ports at the top level.
- Design components under the top level each component can be collapsed or expanded to expose.
 - Nets total number of nets at the component level.
 - Ports total number of ports at the component level.
 - Subcomponents inside the component.
- Fanout Values (Nets) when two numbers are displayed in the bracket, the first number is the fanout of the net at the local level (of hierarchy) and the second number is the fanout of the net at the global level. As an example, net_xyz (fanout: 1,3) means the net goes down the levels of hierarchy to three different pins (global fanout 3) and is not connected to any other pins at the current level (local fanout 1).
- Primitives primitives refer to macros and low-level design objects and can appear in the top level or component level.

The design tree is different with different netlist views. For the Flat Post-Compile view, the design tree displays a much larger number of nets than the RTL view or Hierarchical Post-Synthesis view, because the netlist is flattened in the Post-Compile view and all nets are counted. The nets in the Flat Post-Compile view, unlike the RTL view or the Hierarchical Post-Synthesis view, shows only one value for fanout (global fanout) because it is a flattened view (no hierarchy).

For nets that are part of a NetBundle, the NetBundle name is followed by a number in parentheses that indicates the total number of nets in the NetBundle.

Figure 4-9. Design Tree Window

esign View		Ó
	🔍 🖌 🔻	-
TOP_LEVEL		
Nets (450)		
Ports (132)		Ε
COREAHBLSRAM_0 (TOP_LEVEL_COREAHBLSRAM_0_COREAHBLSRAM_0)		
▲ Nets (191)		
BUSY (fanout:1, 0)		1
HADDR (20)		
HBURST (3)		
HCLK (fanout:2, 686)		
HRDATA_xhdl1 (32)		
HREADYIN (fanout:1, 25)		
HREADYOUT (fanout:1, 23)		
HRESETN (fanout:2, 47)		
HRESP_xhdl2 (2)		
HSEL (fanout:1, 2)		
HSIZE (3)		
HTRANS (2)		
HWDATA (32)		
HWRITE (fanout:1, 3)		
ahbsram_addr (20)		
ahbsram_req (fanout:1, 5)		
ahbsram_size (3)		
ahbsram_wdata (32)		
ahbsram_write (fanout:1, 3)		
sramahb_ack (fanout:1, 3)		
sramahb_rdata (32)		
Ports (112)		
 U_AHBLSramIf (AHBLSramIf) 		
 Nets (253) 		
HADDR (20)		
HADDR_d (20)		
HBURST (3)		
HBURST_d (3)		
HCLK (fanout:66, 686)		
HREADYIN (fanout:2, 25)		
HREADYIN_d (fanout:1, 1)		
HREADYOUT (fanout:1, 23)		
HRESETN (fanout:1, 47)		
HSEL (fanout:2, 2)		
HSEL_d (fanout:1, 1)		
▷ HSIZE (3)		
▷ HSIZE d (3)	•	

4.4.1 Filter

The display of design objects in this view can be filtered based on:

- Ports displays all ports only, including component level ports.
- Nets displays all nets only, including component level nets.
- · Instances displays all instances only, including component level instances.
- Modules displays all modules only.
- Filter All displays all design objects only.
- Use Wildcard Filter
- Use Match Filter
- Use Regular Expressions

Click the Filter button at the top-right corner of the Design view to filter design objects.

RTL Herarchical Post-Synthesis [Rat Post Comple]		
Integn Verw	Basic Page Netlist Viewer - Plat Pool-Carole Netlist Viewer - RT Filter All Faller Note Faller Note Faller Note Faller Note Heter Wild and Filter Use Match Filter Lie Begaler Expressions	

4.4.2 Interoperability Between Windows and Views

When a design object such as a net, an instance or a port is selected in the Design Tree window, the object is selected in the different netlist views. The reverse is also true. An object selected in one netlist view window is also selected in the Design Tree window and other netlist views.

Interoperability works only when the Toggle Cross-probing icon is enabled.

4.5 Canvas Window

The Canvas Window displays the:

- RTL view
- · Hierarchical Post-Synthesis view
- Flat Post-Compile view
- Flat Post-Compile Cone view
- · Cones view
- Opened HDL files (not available in the Flat Post-Compile view)
- · Start Page when no netlist views are opened

When a view is opened, a view tab is added across the top of the Canvas window for ease of switching between views.

Libero[®] SoC v12.1 and Later

Netlist Viewer Windows

Note: To get a larger display area for the Canvas view, hide the Design Tree Window (**Netlist Viewer > Windows > Uncheck Show Tree**) and hide the Log window (**Netlist Viewer > Windows >** Uncheck **Show Log**). Hiding the Log window and the Design Tree window leaves more display area for the Canvas window. Alternatively, press **CTRL+w** to maximize the work area.


Figure 4-10. Turn on/off Design Tree Window and Log Window

Netlist Viewer - D:/2Work/junk_proj/rtg4_ecf (mux	3)	
File Windows Help		
RTL Show Log Hesis Flat Post-Compile		
Design 🗸 Show Tree 🗟 🗗	Start Page Netlist Viewer - Hierard	hical Post-Synthesis
4 mux8	Q Q Q 🖓 🥒	2 🖡 t
A Nets (72)		
clk (fanout:1, 1)		
clk c (fanout:3.3)		

Icons in the Canvas window allow you to:

- Traverse vertically up (Pop) or down (Push) the design hierarchy
- · Navigate horizontally across different pages of the design view
- · Zoom in/out of the design view
- Trace critical nets to the driver/load
- · Create logical cones for debugging
- · Control the color display the design objects

Figure 4-11. Canvas Window



4.6 Log Window

The Log window displays the following:

- · Informational messages such as the location and name of the files used to display the view.
- Any syntax errors in the HDL file if the HDL file is opened with the Open File Location option (right-click design object > Open File Location).

Note: The Log window displays by default when the Netlist Viewer opens. Hiding the Log window will leave more display area for the Canvas view. To get a larger display area for the Canvas view, hide the Log window (**Netlist Viewer > Windows** and uncheck **Show Log**)

Figure 4-12. Log Window

og	₫ X
Errors 🗼 Warnings 🌒 Info	
	•
Loading Flat Post-Compile source files: D:/2Work/NLV_IF_generic/CHIP_PLANNER_DEMO/designer/TOP_LEVEL/COMPILE/TOP_LEVEL.afl	E
Loading Hierarchical Post-Synthesis source files:	
D:/2Work/NLV_IF_generic/CHIP_PLANNER_DEMO/synthesis/TOP_LEVEL.edn	17
Loading RTL source files:	
D:/2Work/NLV_IF_generic/CHIP_PLANNER_DEMO/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/core/coreahblite_addrdec.vhd	
D:/2Work/NLV_IF_generic/CHIP_PLANNER_DEMO/component/Actel/DirectCore/COREAHBLSRAM/2.0.113/rt1/vhd1/core/AHBLSramIf.vhd	
D:/2Work/NLV_IF_generic/CHIP_PLANNER_DEMO/component/Actel/DirectCore/CoreAHBLite/5.0.100/rt1/vhd1/core/coreAhblite_defaultslavesm.vhd	
D:/2Work/NLV_IF_generic/CHIP_PLANNER_DEMO/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/core/coreAhblite_slavearbiter.vhd	
D:/2Work/NLV_IF_generic/CHIP_PLANNER_DEMO/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/core/coreAhblite_natrix4x16.vhd	
D:/2Work/NLV_IF_generic/CHIP_PLANNER_DEMO/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vhdl/core/coreAhblite_slavestage.vhd	
D:/2Work/NLV_IF_generic/CHIP_PLANNER_DEMO/component/Actel/DirectCore/COREPCIF_AHB/4.0.147/rtl/vhdl/amba/amba_components.vhd	
D:/2Work/NLV_IF_generic/CHIP_PLANNER_DEMO/component/Actel/DirectCore/COREPCIF_AHB/4.0.147/rtl/vhdl/amba/components.vhd	
D:/2Work/NLV_IF_generic/CHIP_PLANNER_DEMO/component/Actel/DirectCore/CoreAHBLite/5.0.100/rt1/vhd1/core/coreAhBlite.vhd	*
Ready Mode: Global Ourrent Level: TOP_LEVEL (TOP) Ourrent Page: 1 of 1 Fa	n: IGLOO2

4.6.1 Status Bar

The status bar at the bottom-right corner of the Netlist Viewer displays the following:

- Mode displays Global or Local mode. Global mode means the Netlist Viewer can cross hierarchical boundaries when following nets to drivers or loads. Local means the Netlist Viewer stays in the current level of design hierarchy.
- Current Level displays the current level of design hierarchy, either TOP_LEVEL instance name or instance name of the component.
- Current Page displays the current page of the Netlist Viewer (Page x of <total>) when traversing across different pages of the Netlist Viewer.
- Fam displays the technology family.

Figure 4-13. Status Bar

Mode: Global	Current Level: prep1 (TOP)	Current Page: 1 of 1	Fam: PolarFire
--------------	----------------------------	----------------------	----------------

5. Revision History

Revision	Date	Description
А	11/2020	Document converted to Microchip template.
4.0	12/2018	Document template updates and minor text edits
3.0	10/2017	Added Flat Post-Compile Cone View
2.0	05/2017	Minor updates
1.0	12/2016	Initial Revision

6. Microchip FPGA Technical Support

Microchip FPGA Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. This section provides information about contacting Microchip FPGA Products Group and using these support services.

6.1 Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call 800.262.1060
- From the rest of the world, call 650.318.4460
- Fax, from anywhere in the world, **650.318.8044**

6.2 Customer Technical Support

Microchip FPGA Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microchip FPGA Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

You can communicate your technical questions through our Web portal and receive answers back by email, fax, or phone. Also, if you have design problems, you can upload your design files to receive assistance. We constantly monitor the cases created from the web portal throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

Technical support can be reached at soc.microsemi.com/Portal/Default.aspx.

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), log in at soc.microsemi.com/Portal/Default.aspx, go to the **My Cases** tab, and select **Yes** in the ITAR drop-down list when creating a new case. For a complete list of ITAR-regulated Microchip FPGAs, visit the ITAR web page.

You can track technical cases online by going to My Cases.

6.3 Website

You can browse a variety of technical and non-technical information on the Microchip FPGA Products Group home page, at www.microsemi.com/soc.

6.4 Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support at (https://soc.microsemi.com/Portal/Default.aspx) or contact a local sales office.

Visit About Us for sales office listings and corporate contacts.

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- · Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- · Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code
 protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly
 evolving. We at Microchip are committed to continuously improving the code protection features of our products.
 Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act.
 If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue
 for relief under that Act.

Legal Notice

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-7224-7

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

MERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd.	Australia - Sydney Tel: 61-2-9868-6733	India - Bangalore Tel: 91-80-3090-4444	Austria - Wels Tel: 43-7242-2244-39
		India - New Delhi	
Chandler, AZ 85224-6199	China - Beijing		Fax: 43-7242-2244-393
el: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhager
ax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
echnical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
/ww.microchip.com/support	China - Chongqing	Japan - Osaka Tel: 81-6-6152-7160	Finland - Espoo
/eb Address:	Tel: 86-23-8980-9588		Tel: 358-9-4520-820
/ww.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
tlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
uluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
el: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
ax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
ustin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
el: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
oston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn Tel: 49-7131-72400
/estborough, MA	China - Nanjing	Malaysia - Penang	
el: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
ax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
asca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
el: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
ax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
allas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
ddison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
el: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
ax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
etroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
ovi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
el: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
ouston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
el: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
ndianapolis	China - Xiamen		Tel: 31-416-690399
oblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
el: 317-773-8323	China - Zhuhai		Norway - Trondheim
ax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
el: 317-536-2380			Poland - Warsaw
os Angeles			Tel: 48-22-3325737
ission Viejo, CA			Romania - Bucharest
el: 949-462-9523			Tel: 40-21-407-87-50
ax: 949-462-9608			Spain - Madrid
el: 951-273-7800			Tel: 34-91-708-08-90
aleigh, NC			Fax: 34-91-708-08-91
el: 919-844-7510			Sweden - Gothenberg
ew York, NY			Tel: 46-31-704-60-40
el: 631-435-6000			Sweden - Stockholm
an Jose, CA			Tel: 46-8-5090-4654
el: 408-735-9110			UK - Wokingham
el: 408-436-4270			Tel: 44-118-921-5800
anada - Toronto			Fax: 44-118-921-5820
el: 905-695-1980			
ax: 905-695-2078			