

PolarFire[®] SoC CPU Performance Benchmarking

Introduction

Microchip's PolarFire SoC FPGAs include the industry's RISC-V based Microprocessor Subsystem (MSS) and FPGA fabric that inherits all the features of the PolarFire family. The PolarFire SoC MSS includes 5x 64-bit RISC-V processor cores, AXI Switch, DDR Controller, Fabric Interface Controllers (FIC), and a rich set of peripherals. It also offers an unparalleled combination of low power consumption, thermal efficiency, and defence-grade security for smart, connected systems. It is the first SoC FPGA with a deterministic L2 memory subsystem enabling real-time applications. Built on the award-winning, mid-range, low power PolarFire FPGA architecture, PolarFire SoC devices deliver up to 50% lower power than alternative FPGAs, span from 25k to 460k logic elements, and feature 12.7G transceivers.

PolarFire SoC devices include L1 cache, L2 cache, DDR controller, and eNVM (embedded non-volatile memory) to execute user applications on U54 (Application Processor) cores. The L1 iCache can be used as ITIM (Instruction Tightly Integrated Memory) for code execution. The L2 Cache can be used as LIM (Loosely Integrated Memory) or Scratchpad. The external DDR memory such as LPDDR4 can also be interfaced using the DDR controller. The eNVM can be used for storing instructions and code execution. For more information, see PolarFire SoC FPGA MSS Technical Reference Manual.

This white paper describes CPU performance results based on the industry-standard performance benchmarking suites such as Dhrystone (Bare Metal), CoreMark (Bare Metal and Linux), and CoreMark-PRO (Linux) which are executed on the Application Processor Cores (U54, which uses RISC-V Architecture RV64GC) using the PolarFire SoC Icicle kit. The performance benchmarking suites are compiled with the GCC compiler on the RISC-V platform to evaluate the performance of embedded processors.

The following figure shows the execution methodology for the performance benchmarking suites. These performance suites are executed by applying different levels of optimization flags. All the computations are model-driven runtime (MDR), which uses all the aforementioned flags, trade-offs during the runtime to get the best performance results.

Benchmark Code Compiler Executables Upload Compiler Executables Upload Execution Flags

Figure 1. Execution Methodology for the Performance Benchmarking Suites

This white paper provides the summary of results after executing the benchmark applications from LIM, ITIM, eNVM, Scratchpad, and LPDDR4. The following table lists the system configuration common to all the performance benchmark suites.

Table 1. System Configuration

System Configuration	Description
Product and Architecture	Icicle kit, RISC-V
Platform	Dhrystone—Bare Metal
	CoreMark—Bare Metal and Linux
	CoreMark-PRO—Linux
CPU Core Frequency	600 MHz
External Memory Access	LPDDR4
LPDDR4 Frequency	800 MHz
Compiler	GCC
Toolchain for Linux	riscv64-oe-linux-gcc (v11.1.0)
Toolchain for Bare Metal	riscv64-unknown-elf-gcc (v8.3.0)



Attention: The benchmarking results depend on the tool chains, compiler flags such as optimization level, single core, or quad cores.

Table of Contents

Intro	oductio	n1				
1.	Dhrysi 1.1.	tone4 Dhrystone on Bare Metal4				
2.	CoreM 2.1. 2.2.	Mark				
3.	CoreN 3.1.	1ark-PRO				
4.	Summ	nary of PolarFire SoC Benchmarking Results9				
5.	Conclu	usion				
The	Microo	chip Website				
Proc	duct Cl	nange Notification Service11				
Cus	tomer	Support 11				
Micr	ochip l	Devices Code Protection Feature				
Leg	al Notio	ce				
Trac	lemark	ıs				
Qua	lity Ma	nagement System				
Wor	Worldwide Sales and Service					

1. Dhrystone

The industry standard Dhrystone v2.2 is executed on one of the RISC-V CPU cores of the PolarFire SoC target platform. The Dhrystone suite remains intact with the application even after changing the wrapper code that allows different levels of execution timings on the PolarFire SoC lcicle kit. Dhrystone suite is adapted to get the processor performance, which plays an important role in the non-numeric system programming and emulates the processor usage with the help of certain common set of programs. The benchmarking value shows the iterations of the program executed by the processor at a particular time frame and normalizes to per MHz of CPU clock frequency.

The Dhrystone program gets the comparative performance differences between the external and internal memory settings along with the system settings. The Dhrystone suite features a well-structured code base, which takes full advantage of the wrapper code resulting in optimal biased configuration to get the best performance results.

Following are the key features of Dhrystone:

- · Well-suited for embedded CPUs
- Provides great comparison of the compiler performances
- · Performs synthetic benchmarks to compare different system architectures
- Has a very small binary footprint, which determines the CPU's benchmarking quickly

For more information about Dhrystone, see en.wikipedia.org/wiki/Dhrystone.

1.1 Dhrystone on Bare Metal

To execute a benchmarking test suite, it must be self-contained to allow its execution on the hardware directly. This is necessary at the start of an SoC design to evaluate and establish correlations of expected integer performance.

1.1.1 Results

The following table lists the Dhrystone benchmarking results for one Application Processor Core U54 running Bare Metal using the PolarFire SoC Icicle Kit.

Table 1-	1. Dhrystone	Benchmarking	Results o	n Bare Metal
----------	--------------	--------------	------------------	--------------

Dhrystone	Bare Metal						
Memory Section	LIM	ΙΤΙΜ	eNVM	eNVM	Scratchpad	LPDDR4	
	(1.8 MB)	(28 KB)	(128 KB)	(128 KB)	mem (512 KB)		
Code (main loop is run from)	LIM	ITIM	eNVM	eNVM	Scratchpad	LPDDR4	
Stack located in	LIM	Scratchpad	LIM	Scratchpad	Scratchpad	LPDDR4	
Dhrystone Result (DMIPS/MHz)	0.58	1.58	0.47	0.975	1.714	1.714	
Code Size	Full image size is around 70 KB. Dhrystone main loop is less than 2 KB.Full image size is around 63 KB						
Compiler Flags	-pipe -fno-l usage -fme fdevirtualiz -fno-inline	-pipe -fno-builtin-printf -mexplicit-relocs -fpredictive-commoning -fprofile-report -fstack- usage -fmem-report -flto-report -fipa-pta -fipa-cp-clone -fdevirtualize-speculatively - fdevirtualize-at-Itrans -fira-region=all -fira-hoist-pressure -fira-loop-pressure -fno-stack-limit -fno-inline -fno-common -falign-functions=4 -ffunction-sections -fdata-sections					

2. CoreMark

CoreMark is a benchmarking suite that is intended for the performance of the CPU, when running with specific workloads. The internal CPU architecture is independent of the on-chip memory and peripherals. CoreMark focuses on processor core and cache memory read/write by utilizing the CPU pipeline architecture. The advantage of CoreMark is its size, which allows CoreMark to easily fit in a processor's memory and makes it suitable to get the performance outcome. To evaluate processor performance, CoreMark uses about 20k size of code, which includes I/O computations. All the computations are made at run time. CoreMark mainly focuses on basic read/write operations and integer operations. CoreMark uses realistic workloads. The CoreMark workload comprises of several commonly used algorithms, including:

- Matrix manipulation, to exercise common math operations.
- Linked list manipulation, to exercise the common use of pointers.
- State machine operation, to exercise data-dependent branches.
- Cyclic Redundancy Check (CRC) is a common function in the embedded systems.

The outcome of the CoreMark execution is as follows:

- The four bits of workload tested are matrix manipulation, linked lists, state machines, and CRCs. The output of each stage of the compilers is intended to get the best outcome of the performance results.
- PolarFire SoC device can load the entire test in the cache, DDR, and Flash memory.

The GCC on the RISC-V gives a good performance with -O2 optimization compiler flag and without a compressed extension (RVC).

For more information about CoreMark, see EEMBC.

2.1 CoreMark Benchmarking Results using Signed Index

The CoreMark benchmarking results are captured for one Application Processor Core U54 for both Bare Metal and Linux. The following table lists the CoreMark benchmarking results when signed index is used as loop counter. RISC-V is designed to be more efficient in handling the common case loop index variables in the form of "(signed) int". Hence, a typedef in the header file was modified to be a signed data type (ee_u32).

CoreMark	Bare Metal						
Memory	LIM	ITIM	eNVM	eNVM	Scratchpad	LPDDR4	LPDDR4
Section	(1.8 MB)	(28 KB)	(128 KB)	(128 KB)	mem (512 KB)		
Code (main loop is run from)	LIM	ITIM	eNVM	eNVM	Scratchpad	LPDDR4	LPDDR4
Stack located in	LIM	Scratchpad	LIM	Scratchpad	Scratchpad	LPDDR4	LPDDR4
CoreMark Result (CoreMark/ MHz)	0.950	3.128	0.950	3.030	3.128	3.128	3.125
Code Size	Full application image size is 70 KB. CoreMark code size is less than 20 KB.Full image size is around 50 KB						

Table 2-1. CoreMark Benchmarking Results when Signed Index is used as Loop Counter

continu	continued						
CoreMark	Bare Metal	Linux					
Compiler Flags for Bare Metal	-Wno-maybe-uninitialized -fno-common -funroll-loops -finline-functions -falign-functions= jumps=4 -falign-loops=4 -finline-limit=1000 -fno-if-conversion2 -fselective-scheduling -fn dominator-opts	=16 -falign- o-tree-					
Compiler Flags for Linux	-O3 -O2 -DPERFORMANCE_RUN=1 -DHAS_STDIO -DHAS_TIME_H -DUSE_CLOCK common -funroll-loops -finline-functions -falign-functions=16 -falign-jumps=4 -falign-loop finline-limit=1000 -fno-if-conversion2 -fselective-scheduling -fno-tree-dominator-opts -lpt DHAS_FLOAT=0 -mtune=sifive-7-series -lrt	-fno- os=4 - hread -					

Note:

CoreMark application chooses heap or stack during its run. Here, it is configured for stack.

2.2 CoreMark Benchmarking Results using Unsigned Index

The following table lists the CoreMark Benchmarking results using default header file (with no modifications to the typedef unsigned int ee_u32).

CoreMark	Bare Metal						
Memory Section	LIM (1.8 MB)	ITIM (28 КВ)	eNVM (128 KB)	eNVM (128 KB)	Scratchpad mem (512 KB)	LPDDR4	LPDDR4
Code (main loop is run from)	LIM	ITIM	eNVM	eNVM	Scratchpad	LPDDR4	LPDDR4
Stack located in	LIM	Scratchpad	LIM	Scratchpad	Scratchpad	LPDDR4	LPDDR4
CoreMark Result (CoreMark/ MHz)	0.92	2.645	0.916	2.568	2.65	2.65	2.56
Code Size	Full application image size is 70 KB. CoreMark code size is less than 20 KB.Full image size is around 50 KB						
Compiler Flags for Bare Metal	-Wno-maybe-uninitialized -fno-common -funroll-loops -finline-functions -falign-functions=16 -falign- jumps=4 -falign-loops=4 -finline-limit=1000 -fno-if-conversion2 -fselective-scheduling -fno-tree- dominator-opts						
Compiler Flags for Linux	-O3 -O2 -DPE common -funr finline-limit=10 DHAS_FLOA	ERFORMANCE oll-loops -finlin 000 -fno-if-conv T=0 -mtune=sif	E_RUN=1 -DHA e-functions -fa version2 -fseled ive-7-series -Ir	AS_STDIO -DH lign-functions= ctive-scheduling t	IAS_TIME_H -I 16 -falign-jump g -fno-tree-don	DUSE_CLOCK s=4 -falign-loop ninator-opts -lp	-fno- os=4 - thread -

Table 2-2. CoreMark Benchmarking Results when Unsigned Index is used as Loop Counter

Note:

CoreMark application chooses heap or stack during its run. Here, it is configured for stack.

3. CoreMark-PRO

CoreMark-PRO is a comprehensive, advanced processor benchmark working with CoreMark. When a CoreMark stresses the CPU pipeline, CoreMark-PRO tests the entire processor and memory subsystem, adding support for the following:

- · Multi-core and a combination of integer
- · Floating-point workloads
- Data sets for using larger memory subsystems

Data sets, depending on the task, ranging from 42 kB to 3 MB, stresses the multi-core devices that the code can launch multiple threads, with parallelism in the workload.

The CoreMark-PRO contains five integer workloads and four popular floating-point workloads. The integer workloads include JPEG compression, ZIP compression, an XML parser, the SHA-256 Secure Hash Algorithm (SHA), and a more memory-intensive version of the original CoreMark. The floating-point workloads include a Fast Fourier Transform (FFT), a linear algebra routine derived from LINPACK, a greatly improved version of the Livermore loops benchmark, and a neural net algorithm to evaluate patterns.

The CoreMark-PRO execution utilizes the MultiBench comprehensive suite to evaluate the performance of PolarFire SoC device. The MultiBench comprehensive suite utilizes Multi Instance Test Harness (MITH), which provides a framework to coordinate scalability analysis. The MultiBench framework evaluates the performance of scalability, Single-core, Multi-core, memory bandwidth, OS scheduling support, and compiler benchmarking.

For more information about CoreMark-PRO, see EEMBC.

3.1 CoreMark-PRO on Linux

To execute the CoreMark-PRO on Linux platform for optimal benchmarking results on PolarFire SoC Icicle kit, run each workload with single/multi workers, configure the number of workers to get the better scaling for each workload. These values are obtained by passing workloads using XCMD flags as XCMD='-c4 -w4 -v1 -i4 ' to the make command, which in turn utilizes the Perl script to get the values as listed in Table 3-1.

3.1.1 Results

The following table lists the CoreMark-PRO benchmarking results using four application U54 cores with L2 cache size configured to 1.5 MB. CoreMark-PRO provides a score (Iterations/Sec) for Multi-core and Single-core with a scaling factor. The scaling factor depends on the workload. For more information about the workloads and scaling factor, see EEMBC CoreMark-PRO User Guide.

Workload	Multi-Core (Iterations/sec)	Single-core (Iterations/sec)	Scaling
core	0.35	0.09	3.89
loops-all-mid-10K-sp	0.65	0.20	3.25
nnet_test	0.93	0.28	3.32
parser-125k	8.47	2.34	3.62
zip-test	21.74	5.99	3.63
linear_alg-mid-100x100-sp	18.66	4.85	3.85
sha-test	26.53	8.00	3.32
radix2-big-64k	42.93	20.48	2.10
cjpeg-rose7-preset	47.17	12.21	3.86
Results	802.42	237.68	3.38

Table 3-1. CoreMark-PRO Benchmarking Results on Linux

The following figure shows the CoreMark-PRO execution.

Figure 3-1. CoreMark-PRO Execution

WORKLOAD RESULTS TABLE			
Workload Name	MultiCore (iter/s)	SingleCore (iter/s)	Scaling
cjpeg-rose7-preset core linear_alg-mid-100x100-sp loops-all-mid-10k-sp nnet_test parser-125k radix2-big-64k sha-test zip-test MARK RESULTS TABLE	47.17 0.35 18.66 0.65 0.93 8.47 42.93 26.53 21.74	12.21 0.09 4.85 0.20 0.28 2.34 20.48 8.00 5.99	3.86 3.89 3.85 3.252 3.62 2.10 3.63
Mark Name	MultiCore	SingleCore	Scaling
CoreMark-PRO make[2]: Leaving directory '/home/root/coremark- make[1]: Leaving directory '/home/root/coremark- root@cicle-kit-es:~/coremark-pro# root@cicle-kit-es:~/coremark-pro# root@cicle-kit-es:~/coremark-pro# lscpu Architecture: riscu64 Byte Order: Little Endian CPU(s): 4 On-line CPU(s) list: 0-3 Thread(s) per core: 4 Core(s) per socket: 1 Socket(s): 1 CPU MHz: 0.00 L1d cache: 32 KiB L1i cache: 32 KiB L1i cache: 32 KiB root@cicle-kit-es:~/coremark-pro# root@cicle-kit-es:~/coremark-pro# root@cicle-kit-es:~/coremark-pro#	802.42 -pro' -pro'	237.68	3.38

The following figure shows the representation of CoreMark-PRO benchmarking results.

Figure 3-2. Comparison Between Mutli-core and Single-core



4. Summary of PolarFire SoC Benchmarking Results

The following table lists the summary of results of benchmarking suites. The best performance results are achieved by running the application code from the Scratchpad or LPDDR4.

Table 4-1. Summary of PolarFire SoC Benchmarking Results

Benchmarks	Platform	Result
Dhrystone	Bare Metal	1.714 DMIPS/MHz
CoroMork	Bare Metal	3.128 CoreMarks/MHz
Coremark	Linux	3.125 CoreMarks/MHz
	Linux	Multi-Core 802.42 (Iterations/sec)
Coremark-PRO	LINUX	Single-Core 237.68 (Iterations/sec)

5. Conclusion

This white paper describes the toolchain, compiler and optimization flags, and the process for running benchmarks such as Dhrystone, CoreMark, and CoreMark-PRO using the PolarFire SoC Icicle kit.

The best performance results are achieved when code is executed from L2 Scratchpad memory or LPDDR4 memory. When executing applications from LIM, the instructions and data are not cached. LIM is intended for executing applications with deterministic behavior.

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- · Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code
 protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly
 evolving. We at Microchip are committed to continuously improving the code protection features of our products.
 Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act.
 If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue
 for relief under that Act.

Legal Notice

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

[©] 2021, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-8845-3

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
Tel: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
Technical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
www.microchip.com/support	China - Chongging	Japan - Osaka	Finland - Espoo
Web Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
www.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
Atlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Duluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
Tel: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
Fax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
Austin. TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Tel: 512-257-3370	China - Hong Kong SAR	Malavsia - Kuala Lumpur	Tel: 49-2129-3766400
Boston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Westborough, MA	China - Naniing	Malavsia - Penang	Tel: 49-7131-72400
Tel: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
Fax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
Itasca II	China - Shanghai	Singapore	Tel: 49-89-627-144-0
Tel: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
Eax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
Dallas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
Addison TX	China - Shenzhen	Taiwan - Kaobsiung	Israel - Ra'anana
Tel: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
Fax: 972-818-2924	China - Suzhou	Taiwan - Tainei	Italy - Milan
Detroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
Novi MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
Tel: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
Houston TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
Tel: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
Indianapolis	China - Xiamen		Tel: 31-416-690399
Noblesville IN	Tel: 86-592-2388138		Fax: 31-416-690340
Tel: 317-773-8323	China - Zhuhai		Norway - Trondheim
Fax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
Tel: 317-536-2380			Poland - Warsaw
Los Angeles			Tel: 48-22-3325737
Mission Vieio CA			Romania - Bucharest
Tel: 949-462-9523			Tel: 40-21-407-87-50
Fax: 949-462-9608			Spain - Madrid
Tel: 951-273-7800			Tel: 34-91-708-08-90
Raleigh NC			Fax: 34-91-708-08-91
Tel: 919-844-7510			Sweden - Gothenberg
New York, NY			Tel: 46-31-704-60-40
Tel: 631-435-6000			Sweden - Stockholm
San Jose, CA			Tel: 46-8-5090-4654
Tel: 408-735-9110			IIK - Wokingham
Tel: 408-436-4270			Tel: 44-118-921-5800
Canada - Toronto			Fax: 11-118-021-5920
			1 az. 44-110-22 1-3020
Fax: 005-605-2079			
1 a. 000-000-2010			