

CoreSF2Config v3.0 Release Notes

These release notes accompany the production release of CoreSF2Config v3.0. This document provides details about the features, enhancements, system requirements, supported families, implementations, and known issues and workarounds.

Features

Facilitates advanced peripheral bus (APB) based configuration of peripheral blocks in a SmartFusion[®]2 device, including the microcontroller subsystem double data rate (MDDR) controller, fabric DDR (FDDR) controller, and high speed serial interface (also known as SERDESIF).

Interfaces

CoreSF2Config has one mirrored master APB interface and several mirrored slave APB interfaces. The mirrored master interface can be connected to an MSS component and the mirrored slave interfaces can be connected to the MDDR, FDDR, and SERDESIF blocks.

If the System Builder tool is used within Libero[®] System-on-Chip (SoC) to construct a design targeted at a SmartFusion2 device, CoreSF2Config will be automatically instantiated and connected within the design if required.

Delivery Types

CoreSF2Config is licensed in two ways: Obfuscated and register transfer level (RTL).

Obfuscated

Complete RTL code is provided for the core. This enables the core to be instantiated with SmartDesign. Simulation, synthesis, and layout can be performed within Libero SoC. The RTL code for the core is obfuscated.

RTL

Complete RTL source code is provided for the core.

Supported Families

SmartFusion2

Supported Tool Flows

Use Libero v11.0 software or later with CoreSF2Config v3.0 release.

Installation Instructions

CoreSF2Config is available through the Libero SoC IP Catalog. The core can be downloaded from a remote web-based repository to the local vault. Once installed in Libero SoC, the core can be instantiated, configured, connected, and generated using the SmartDesign tool. The System Builder tool automatically instantiates and connects CoreSF2Config when constructing a design.



Known Issues and Workarounds

There are no known issues in this release.

Release History

Table 1 provides the release history of CoreSF2Config.

Table 1. Release History of CoreSF2Config

Version	Date	Changes		
3.0	June 2013	Added support for two more SERDESIF blocks. Up to four SERDESIF blocks can now be supported.		
2.0	March 2013	First production release		



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA Within the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at www.microsemi.com.

© 2013 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.