
CoreAPBLSRAM v3.0 Release Notes

This document is the production release notes of CoreAPBLSRAM v3.0 IP core. It describes the features, system requirements, supported families, implementations, known issues, and workarounds.

Key Features

CoreAPBLSRAM supports the following features:

- Configurable memory sizes
- Configurable parameter to access either LSRAM or uSRAM
- Merge multiple SRAM blocks to form large SRAMs or uSRAMs
- APB3 interface for 8, 16, or 32 bits

Delivery Types

CoreAPBLSRAM is licensed as RTL. Complete RTL source code is provided for the core and testbenches.

Supported Families

- SmartFusion^{®2}
- IGLOO^{®2}

Supported Tool Flows

This version must be used with Libero SoC v11.0 or later.

Installation Instructions

Within the Libero SoC software, click **Add Core** in the Catalog to locate and install a local CPZ file, or use the automatic web update feature in Libero SoC. After the CPZ file is installed in the Libero SoC, the core can be instantiated, configured, and generated within SmartDesign for inclusion in the Libero SoC project.

For the RTL version of the core, the FlexLM license must be installed before exporting the core. For more information about core installation, licensing, and general use, refer to the *Libero SoC Online Help*.

Documentation

For more information about Microsemi Intellectual Property, visit <http://www.microsemi.com/products/fpga-soc/design-resources/ip-cores>. For updates and additional information about Microsemi software, FPGAs, and hardware, visit <http://www.microsemi.com>.

Supported Test Environments

- Verilog user testbench
- VHDL user testbench

Release History

Table 1 shows the release history of CoreAPBLSRAM v3.0.

Table 1 Release History

Version	Date	Changes
3.0	November 2015	As listed in Table 2 .
2.0	October 2012	Initial release.

Resolved Issues in the v3.0 Release

Table 2 shows the list of SARs resolved in the v3.0 release.

Table 2 Resolved SARs

SAR	Description
43496	Missing modules in Libero Design Hierarchy > Components view
43497	RTL license option presented even when no RTL license available
57579	CoreAPBLSRAM: Doc improvement
71059	CoreAPBLSRAM only supports 8-bit (sequential) addressing

Discontinued Features and Devices

APB_DWIDTH = 24 is no longer supported.

Known Limitations and Workarounds

There are no known limitations and workarounds.



Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo,
CA 92656 USA

Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Ethernet Solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,600 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.