



UG0750 I/O Editor User Guide Libero SoC v12.3 and later

Table of Contents

1. Revision History.....	5
2. I/O Editor.....	6
2.1. Invoking the I/O Editor.....	6
3. Port View.....	8
3.1. Port Name.....	8
3.2. Direction.....	8
3.3. I/O Standard.....	8
3.4. Pin Number.....	9
3.5. Locked.....	9
3.6. Macro Cell.....	9
3.7. Bank Name.....	9
3.8. User I/O Lock Down.....	9
3.9. I/O State in Flash Freeze Mode.....	9
3.10. Clamp Diode.....	9
3.11. Resistor Pull.....	9
3.12. I/O Available in Flash*Freeze Mode.....	10
3.13. Schmitt Trigger.....	10
3.14. Vcm Input Range.....	10
3.15. On-Die Termination.....	10
3.16. Odt Static.....	10
3.17. ODT Dynamic.....	10
3.18. ODT Value.....	11
3.19. Odt Imp (ohm).....	11
3.20. Low Power Exit.....	11
3.21. Input Delay.....	11
3.22. Slew.....	11
3.23. Pre-Emphasis.....	12
3.24. Output Drive.....	12
3.25. Impedance.....	12
3.26. Output Load.....	12
3.27. Source Termination.....	12
3.28. Output Delay.....	12
4. Pin View.....	14
4.1. Pin Number.....	14
4.2. Port Name.....	14
4.3. Direction.....	14
4.4. Macro Cell.....	14
4.5. Bank Name.....	15
4.6. Function.....	15
4.7. Info.....	15
4.8. Locked.....	15
4.9. User Reserved.....	15
4.10. Dedicated.....	15

4.11.	Vref.....	15
4.12.	User I/O Lock Down.....	15
4.13.	I/O State in Flash Freeze Mode.....	16
4.14.	Clamp Diode.....	16
4.15.	Resistor Pull.....	16
4.16.	I/O Available in Flash*Freeze Mode.....	16
4.17.	Schmitt Trigger.....	16
4.18.	Vcm Input Range.....	16
4.19.	On-Die Termination.....	16
4.20.	ODT Static.....	17
4.21.	ODT Dynamic.....	17
4.22.	ODT Value.....	17
4.23.	ODT Imp (ohm).....	17
4.24.	Low Power Exit.....	18
4.25.	Input Delay.....	18
4.26.	Slew.....	18
4.27.	Pre-Emphasis.....	18
4.28.	Output Drive.....	18
4.29.	Impedance.....	18
4.30.	Output Load.....	19
4.31.	Source Termination.....	19
4.32.	Output Delay.....	19
5.	Package View.....	20
6.	Interface-Specific I/Os and Views.....	21
6.1.	Interface-Specific I/O Views.....	21
7.	Memory Interface View.....	22
7.1.	Memory Type.....	22
7.2.	Edge_Anchors for Memory Placement.....	22
7.3.	Memory Interface View Columns.....	23
7.4.	Making I/O Assignments.....	23
7.5.	IO_PDC File.....	25
7.6.	Removing I/O Assignments.....	25
8.	XCVR View.....	27
8.1.	XCVR Interface I/O Assignment.....	29
8.2.	Direct Versus Cascaded Connection.....	29
8.3.	Reference Clock (REFCLK) I/O Assignments.....	31
8.4.	Transmit PLL Assignment.....	32
8.5.	Placement DRC Rules.....	33
9.	IOD View.....	36
9.1.	Generic I/O Assignments.....	36
9.2.	DRC Rules.....	37
10.	Floorplanner View.....	38
10.1.	Operation Modes.....	38

10.2. Netlist Views.....	41
11. Other I/O Editor Windows.....	44
11.1. World View Window.....	44
11.2. Log Window.....	44
11.3. Object Window.....	44
11.4. Display Options Window.....	45
11.5. Properties Window.....	45
12. Export Physical Constraints (PDC).....	47
13. Appendix.....	48
13.1. MSS I/O Placement.....	48
13.2. Bank Settings.....	48
13.3. IOSTD Support per Type of Bank.....	48
13.4. Port IOSTD Settings.....	49
13.5. Updating the IO Banks and IOSTD.....	50
13.6. Designs without an MSS Macro.....	50
13.7. Default Bank Settings.....	50
13.8. PDC Setting.....	50
The Microchip Website.....	51
Product Change Notification Service.....	51
Customer Support.....	51
Microchip Devices Code Protection Feature.....	51
Legal Notice.....	51
Trademarks.....	52
Quality Management System.....	52
Worldwide Sales and Service.....	53

1. Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Table 1-1. Revision History

Revision	Changes
Revision 8.0 (March 2020)	Revision 8.0 includes the following changes: <ul style="list-style-type: none"> • In Chapter 5, revised the memory assignments for Memory View to examples such as DDR3/4, LPDDR3, and QDR. • In Chapter 6, revised the supported memory types in section 6.1 to DDR3, DDR4, LPDDR3, and QDRI+.
Revision 7.0 (December 2019)	Revision 7.0 includes the following changes: <ul style="list-style-type: none"> • Updated Resistor Pull information in Chapter 2, Port View and Chapter 3, Pin View
Revision 6.0 (August 2019)	Revision 6.0 includes the following changes: <ul style="list-style-type: none"> • Updated to reflect latest software changes • Added Chapter 11, Export Physical Constraints (PDC)
Revision 5.0 (December 2018)	Revision 5.0 includes the following changes: <ul style="list-style-type: none"> • Document template updates • Text edit and updates
Revision 4.0 (May 2018)	Revision 4.0 includes the following changes: <ul style="list-style-type: none"> • Updated I/O information in Chapter 2, Port View, and Chapter 3, Pin View • Minor edits for clarification in Chapter 4, Package View, Chapter 7, XCVR View, Chapter 8, IOD View, Chapter 9, Floorplanner View
Revision 3.0 (October 2017)	Revision 3.0 includes the following changes: <ul style="list-style-type: none"> • Added Chapter 9, Floorplanner View • Added Chapter 10, Other Windows • Updated I/O attribute information in Chapter 3, Pin View • Updated figures to reflect new tab order and naming • Added information about Signal Integrity View in Chapter 7, XCVR View
Revision 2.0 (May 2017)	Revision 2.0 includes the following changes: <ul style="list-style-type: none"> • Updated Memory View and IOD View • Updated graphics
Revision 1.0 (January 2017)	Revision 1.0 is the first publication of this document.

2. I/O Editor

The I/O Editor displays all assigned and unassigned I/O macros and their attributes in a spreadsheet-like format. Use the I/O Editor to view, sort, filter, select and set I/O attributes of the SmartFusion2, IGLOO2, RTG4, or PolarFire device.

The I/O attributes can be viewed by port name or by package pin. Click the Ports View tab to view I/O attributes by port name. Click the Pin View tab to view I/O attributes by pin name.

The I/O Editor provides the following views for I/O assignment and planning:

- Port View - I/O spreadsheet sorted by port name
- Pin View - I/O spreadsheet sorted by pin number
- Package View - Package pin graphical view of the device

Notes: The following views are available for PolarFire devices only:

- Memory View - I/O view specific to the memory interface
- IOD View - I/O view specific to the IOD Lane Controller interface
- XCVR View - I/O view specific to the transceiver interface
- Floorplanner View - Detailed cell level device view of the entire chip

Note: This user guide shows a PolarFire device in the example figures.

2.1 Invoking the I/O Editor

The design must be in the post-synthesis state before the I/O Editor can be invoked. A warning message appears if the I/O Editor is invoked in the pre-synthesis state.

The I/O Editor can be invoked in two ways from the Constraint Manager:


- **Design Flow window > Manage Constraints > Open Manage Constraints View > Constraint Manager > I/O Attributes > Edit > Edit with I/O Editor**
- **Design Flow window > Manage Constraints > Open Manage Constraints View > Constraint Manager > I/O Attributes > View**

The **Edit with I/O Editor** option in the Constraint Manager allows you to save or commit your changes to PDC files, whereas the **View** option shows the post-Place and Route design including the final placement and the I/O attributes in read-only mode. You cannot save or commit any changes made in the I/O Editor opened using the **View** option.

However, you can export and save the physical constraints using **File > Export Physical Constraint (PDC)** in both options and save them. These constraints can later be used in your design as input files, depending on the design's requirement.

The I/O Editor opens with view tabs across the top of the graphical interface, as shown in the following figure.

Figure 2-1. I/O Editor



3. Port View


The Port view displays the I/O attributes in a spreadsheet-like format. Each row corresponds to an I/O port in the design, sorted by the port name. The column headings specify the names of the I/O attributes in your design. The first few column headings are standard and common for all families. The remaining columns display family-specific attributes. Only attributes applicable to a specific device appear in the I/O Editor attributes table. For some I/O attributes, you will choose from a drop-down menu; for others, you might enter a value and for others, the field is read-only and not editable.

The display in the columns can be sorted alphabetically, numerically or filtered.

In the I/O Editor, the ports are displayed in a spreadsheet-like format and also in the Design Tree View window under the Port tab. A port selected in the Port tab in the Design Tree view is also selected in the Port View spreadsheet and vice versa. The following figure shows the DM[0] selected in the spreadsheet and the Design Tree port view.

The Port View also displays the memory width and data rate of the DDR instance in the design (if it exists in the design) in the top left row under the Port Name column as shown in the following figure.

Figure 3-1. Port View



Notes: Refer to the following documents for more information about the I/O standards supported by each attribute:

- [PDC Commands User Guide](#) (SmartFusion2, IGLOO2, and RTG4)
- [PDC Commands User Guide](#) (PolarFire)

3.1 Port Name

This is the port list of the design. The ports of the design are displayed in a structured manner according to group name/functions. Ports can be expanded or collapsed. The port list can be sorted, or filtered, in a way similar to the Windows spreadsheet operations. Take for example, entering RESET in the match field in the filter returns a list of port names with the RESET in the port name.

3.2 Direction

Non-editable field that denotes Input, Output, or Inout.

3.3 I/O Standard

This field specifies the I/O standard the device supports. Different I/O types have different I/O standards. The pull-down list displays the valid I/O standards for that particular type of I/Os. The list of valid I/O standards is limited to what the I/O bank (to which the I/O belongs) can support.

3.4 Pin Number

This is the package pin number specific to the die and package of the device.

3.5 Locked

Set this option to lock all I/O banks so the I/O Bank Assigner cannot unassign and reassign the technologies in the design.

3.6 Macro Cell

This is a read-only field that identifies the name of the Macro cell associated with the Port.

3.7 Bank Name

This is a read-only field to identify the I/O bank the I/O pin is associated with. Depending on the device size, devices may have, six, or eight I/O Banks (Bank 0 through Bank 7) user I/O banks, Each pin is associated with an I/O bank. The I/O banks on the north side of the device support only HSIO. Each I/O bank has dedicated I/O supplies and grounds. Each I/O within a given bank shares the same VDDI power supply, and the same VREF reference voltage. Only compatible I/O standards can be assigned to a given I/O bank.

3.8 User I/O Lock Down

If checked, the current pin assignment cannot be changed during layout.

3.9 I/O State in Flash Freeze Mode

By default, all I/Os become tristated when the device goes into Flash*Freeze mode. You can override this default behavior by setting one of the following two values:

- LAST_VALUE - When set to this value, it preserves the previous state of the I/O. This means the I/O remains in the same state in which it was functioning before the device went into Flash*Freeze mode.
- LAST VALUE_WP - When set to this value, it preserves the last value with weak pull-up.

3.10 Clamp Diode

PolarFire devices have internal PCI clamp diodes for both HSIO and GPIO. PCI clamp diodes help reduce the voltage level at the input, and are mainly used when the voltage overshoot exceeds the maximum allowable limit. If signaling levels of the receiver are greater than the VDDI_x of the bank, the clamp diode must be off to support hot-socketing insertion.

For GPIO, use this field to program the clamp diode to be ON or OFF.

For HSIO, the internal clamp diode is always ON by default.

3.11 Resistor Pull

Use this field to allow inclusion of a weak resistor for either pull-up or pull-down of the input or output buffer. The available options are None, Up (pull-up), Down (pull-down), or Hold. The default value is None.

Note: Not all I/O standards have a selectable resistor pull option.

3.12 I/O Available in Flash*Freeze Mode

Use this field to indicate if the I/O is available or unavailable in Flash*Freeze mode. The default value is “no” and the I/O is unavailable in Flash*Freeze mode.

3.13 Schmitt Trigger

GPIO and HSIO can be configured as a Schmitt Trigger input. When configured as ON, it exhibits a hysteresis that helps to filter out the noise at the receiver and prevents double-glitching caused by noisy input edges. Default configuration is OFF (Schmitt Trigger disabled).by noisy input edges.

3.14 Vcm Input Range

Use this field to set the Vcm input range. **TDirection:** Input

3.15 On-Die Termination

On-Die Termination (ODT) is an option used to terminate input signals in PolarFire devices. Terminating input signals helps to maintain signal quality, save board space, and reduces external component costs. In SmartFusion2, IGLOO2, RTG4, and PolarFire FPGAs, ODT is available in receive mode and also in bidirectional mode when the I/O acts as an input. If ODT is not used or not available, the I/O standards may require external termination for better signal integrity.

ODT can be a pull-up, pull-down, differential, or Thévenin termination with both static and dynamic control available, and is set using either the Libero SoC software I/O attribute editor or by using a PDC command.

In addition, ODT can be controlled dynamically for individual I/Os as well as for all I/Os in a lane simultaneously on a per-lane basis.

3.16 Odt Static

On-die termination (ODT) is the technology where the termination resistor for impedance matching in transmission lines is located inside a semiconductor chip instead of on a printed circuit board. Possible values are listed in the table below.

Value	Description
on	Yes, the termination resistor for impedance matching is located inside the chip.
off	No, the termination resistor is on the printed circuit board.

3.17 ODT Dynamic

Note: This option is supported for RTG4 production devices only.

This option is used to opt in or out of the dynamic odt set on a bank. Possible value are listed in the table below.

Value	Description
ODT_STATIC=On ODT_DYNAMIC=On	Illegal
ODT_STATIC=On ODT_DYNAMIC=Off	The ODT resistor is always turned on.

Value	Description
ODT_STATIC=Off ODT_DYNAMIC=Off	The ODT resistor is always turned off.

.....continued	
Value	Description
ODT_STATIC=Off ODT_DYNAMIC=On	The ODT resistor is On or Off based on the ODT Dynamic bank setting.

The following I/O standards are supported:

- LVDS
- RSDS
- MINILVDS
- LVPECL
- HSTLI
- HSTLII
- SSTL15I
- SSTL15II
- SSTL18I
- SSTL18II
- HSTL18I
- HSTL18II
- LPDDR1
- LPDDR2

3.18 ODT Value

If the ODT option is turned on, the ODT Value (ohm) field can be set to any one of the values in the pull- down list. The ODT Value varies with different I/O standards.

3.19 Odt Imp (ohm)

On-die termination (ODT) is the technology where the termination resistor for impedance matching in transmission lines is located inside a semiconductor chip instead of on a printed circuit board.

Port Configuration (PC) bits are static configuration bits set during programming to configure the I/O(s) as per your choice. Refer to your device datasheet for a full range of possible values.

3.20 Low Power Exit

For single ended I/Os, the Lower Power Exit value can be set from the drop-down list. The supported values for Single Ended IOs are Off, Wake On Change, Wake On 0, Wake On 1. The default is Off.

The diff I/Os are marked as read-only fields and will be set to off.

3.21 Input Delay

Sets the Input Delay.

Input Delay applies to all I/O standards. The range of values supported varies depending on the device selected. The default value is OFF.

Note: This attribute will not appear in the I/O attributes and cannot be used in the PDC for some I/Os with dynamic delays, such as DDR I/Os.

3.22 Slew

The slew rate is the amount of rise or fall time an input signal takes to get from logic low to logic high or vice versa. It is commonly defined to be the propagation delay between 10% and 90% of the signal's voltage swing. The I/O Editor

supports slew rate control in non-differential output mode. Turning the slew rate on results in faster slew rate, which improves the available timing margin. When slew rate is turned off, the device uses the default slew rate to reduce the impact of simultaneous switching noise (SSN). By default, the slew control is OFF. Not all I/O standards support the slew rate control.

3.23 Pre-Emphasis

The pre-emphasis rate is the amount of rise or fall time an input signal takes to get from logic low to logic high or vice versa. It is commonly defined to be the propagation delay between 10% and 90% of the signal's voltage swing. Possible values are shown in the table below.

Value	Description
NONE	Sets to none (default)
MIN	Sets to minimum
MEDIUM	Sets to medium
MAX	Sets to maximum

3.24 Output Drive

Use the Output Drive (mA) field to set the output drive strength. The output drive strength that can be set is different with different I/O standards and can vary from 1 to 20 mA. Select the drive strength value from the list of valid values in the pull-down list.

3.25 Impedance

Use the Impedance (Ohm) field in the I/O Editor to program the output impedance values. Note that the Impedance value is different with different I/O standards and can vary from 22 to 240 Ohm. Click on this field to open the pull-down list to see the valid values.

3.26 Output Load

The Output Load (pF) field indicates the output capacitance value based on the I/O standard. If necessary, you can double-click on the respective I/O port to change the output capacitance value to improve timing definition and analysis. Output capacitance affects output propagation delay.

SmartTime, Timing-driven layout, and Backannotation automatically use the modified delay model for delay calculations.

3.27 Source Termination

The Source Termination (Ohm) field is the Near End termination for a differential output I/O. The default is OFF.

Direction: Output

3.28 Output Delay

Sets the Output Delay.

Output Delay applies to all I/O standards. The default value is OFF.

Direction: Output

Note: This attribute will not appear in the I/O attributes and cannot be used in the PDC for some I/Os with dynamic delays, such as DDR I/Os.

4. Pin View

The Pin view displays the I/O attributes of I/O attributes in a spreadsheet-like format. Each row corresponds to an I/O macro (port) in the design, sorted by pin number. The column headings specify the names of the I/O attributes in your design. The first few column headings are standard and common for all families. The remaining columns display family-specific attributes. Only attributes applicable to a specific device appear in the I/O Editor attributes. For some I/O attributes, you will choose from a drop-down menu; for others, you may enter a value and for the rest, the field is read-only and not editable.

The display in the columns can be sorted alphabetically, numerically or filtered. See the following figure.

Figure 4-1. Pin View

Pin Number	Port Name	Direction	Macro Cell	Bank Name	Functions	Info	Lock	User Re
1	A1	Unassigned			VSS			
2	A2	Unassigned		Bank2	GPIO14R02/CCC_SW_LUXN_5_1			
3	A3	Unassigned		Bank2	GPIO14R02			
4	A4	Unassigned		Bank2	GPIO14R02/DQS	DQS,N		
5	A5	Unassigned		Bank2	GPIO14R02			
6	A6	Unassigned			VSS			
7	A7	Unassigned			VSS			
8	A8	Unassigned			SDO			
9	A9	Unassigned			IO_CFG_INTF			
10	A10	Unassigned			SPLN			
11	A11	Unassigned			VSS			
12	A12	Unassigned		Bank2	GPIO14R02/LUXN_5_8			
13	A13	Unassigned		Bank2	GPIO17R02/CORNL_7			
14	A14	Unassigned		Bank2	GPIO17R02			
15	A15	Unassigned		Bank2	GPIO17R02			
16	A16	Unassigned			VSS			
17	A17	Unassigned		Bank2	GPIO14R02/CCC_SE_PLD_OUT1			
18	A18	Unassigned		Bank2	GPIO14R02/DQS_SE_PLD_OUT1	DQS		
19	A19	Unassigned		Bank2	GPIO14R02/DQS	DQS,N		
20	A20	Unassigned		Bank2	GPIO14R02/CCC_SE_PLD_OUT1			
21	A21	Unassigned			VSS			
22	AA1	Unassigned			VSS			
23	AA2	W_DATA[2]	INOUT	Bank2	H5001N00			
24	AA3	R_ADDR[0]	INOUT	Bank2	H5001N00			
25	AA4	R_DATA[4]	OUTPUT	Bank2	H5001N00			
26	AA5	R_ADDR[5]	INPUT	Bank2	H5001N00			
27	AA6	Unassigned			VSS			
28	AA7	Unassigned		Bank1	H5001P01			

Notes: Refer to the following documents for more information about the I/O standards supported by each attribute:

- [PDC Commands User Guide](#) (SmartFusion2, IGLOO2, and RTG4)
- [PDC Commands User Guide](#) (PolarFire)

4.1 Pin Number

This is the read-only package pin number specific to the die and package of the device.

4.2 Port Name

This is an editable field for the assignment of a port to that particular pin number. It contains a pull-down list of the assignable and available Ports for the pin. Select Unassigned to leave the pin unassigned.

4.3 Direction

Non-editable field that denotes Input, Output, or Inout.

4.4 Macro Cell

This is a read-only field that identifies the name of the macro cell associated with the port.

4.5 Bank Name

This is a read-only field to identify the I/O bank the I/O pin is associated with. Devices may five, six, or eight I/O banks (Bank 0 through Bank 7) user I/O banks, depending on the device size. Each pin is associated with an I/O bank. The I/O banks on the north side of the device support only HSIO. Each I/O bank has dedicated I/O supplies and grounds. Each I/O within a given bank shares the same VDDI power supply, and the same VREF reference voltage. Only compatible I/O standards can be assigned to a given I/O bank.

4.6 Function

The function name identifies the functions of the pin/port. This is the same as what is listed in the Public Pin Assignment Table (PPAT) for the selected device and package. For details, see the device datasheet of the die/package.

The function name may contain the following information:

- Type of I/O: GPIO or HSIO
- Special-purpose IOs (for example, XCVR)
- The I/O Bank Number
- Positive/Negative Pad of differential IOs
- VSS or Ground

4.7 Info

4.8 Locked

Set this option to lock all I/O banks, so the I/O Bank Assigner cannot unassign and reassign the technologies in the design.

4.9 User Reserved

For the I/O pin you want to reserve for use in another design, check the User Reserved checkbox to reserve it. When a pin is reserved, you cannot assign it to a port.

4.10 Dedicated

If checked, the pin is reserved for some special functionality, such as UJTAG, Power, XVCN Reference Clock, device reset, and clock functions.

4.11 Vref

Any GPIO and HSIO pad on the device can be configured to act as an external VREF to supply all inputs within a bank. Use this field to configure the I/O as VREF to other I/Os. When an I/O pad is configured as Vref (voltage referenced), all I/O buffer modes and terminations on that pad are disabled.

4.12 User I/O Lock Down

If checked, the current pin assignment cannot be changed during layout.

4.13 I/O State in Flash Freeze Mode

By default, all the I/Os become tristated when the device goes into Flash*Freeze mode. You can over-ride this default behavior by setting its value to one of the following two values:

- LAST_VALUE - When set to this value, it preserves the previous state of the I/O. This means the I/O remains in the same state in which it was functioning before the device went into Flash*Freeze mode.
- LAST_VALUE_WP - When set to this value, it preserves the last value with weak pull-up.

4.14 Clamp Diode

PolarFire devices have internal PCI clamp diodes for both HSIO and GPIO. PCI clamp diodes help reduce the voltage level at the input, and are mainly used when the voltage overshoot exceeds the maximum allowable limit. If signaling levels of the receiver are greater than the VDD_{Ix} of the bank, the clamp diode must be off to support hot-socketing insertion.

For GPIO, use this field to program the clamp diode to be ON or OFF.

For HSIO, the internal clamp diode is always on by default.

4.15 Resistor Pull

Use this field to allow inclusion of a weak resistor for either pull-up or pull-down of the input or output buffer. The available options are None, Up (pull-up), Down (pull-down), or Hold. The default value is None.

Note: Not all I/O standards have a selectable resistor pull option.

4.16 I/O Available in Flash*Freeze Mode

Use this field to indicate if the I/O is available or unavailable in Flash*Freeze mode. The default value is “no” and the I/O is unavailable in Flash*Freeze mode.

4.17 Schmitt Trigger

GPIO and HSIO can be configured as a Schmitt Trigger input. When enabled as such (YES), it exhibits a hysteresis that helps to filter out the noise at the receiver and prevents double-glitching caused by noisy input edges. Default value is OFF.

4.18 Vcm Input Range

Values for all I/O standards are MID, LOW. The default is MID.

4.19 On-Die Termination

On-Die Termination (ODT) is an option used to terminate input signals in PolarFire devices. Terminating input signals helps to maintain signal quality, save board space, and reduces external component costs. In PolarFire FPGAs, ODT is available in receive mode and also in bidirectional mode when the I/O acts as an input. If ODT is not used or not available, the I/O standards may require external termination for better signal integrity.

ODT can be a pull-up, pull-down, differential, or Thévenin termination with both static and dynamic control available, and is set using either the Libero SoC software I/O attribute editor or by using a PDC command.

In addition, ODT can be controlled dynamically for individual I/Os as well as for all I/Os in a lane simultaneously on a per-lane basis.

4.20 ODT Static

On-die termination (ODT) is the technology where the termination resistor for impedance matching in transmission lines is located inside a semiconductor chip instead of on a printed circuit board. Possible values are listed in the table below.

Value	Description
on	Yes, the termination resistor for impedance matching is located inside the chip.
off	No, the termination resistor is on the printed circuit board.

4.21 ODT Dynamic

Note: This option is supported for RTG4 production devices only.

This option is used to opt in or out of the dynamic odt set on a bank. Possible value are listed in the table below.

Value	Description
ODT_STATIC=On ODT_DYNAMIC=On	Illegal
ODT_STATIC=On ODT_DYNAMIC=Off	The ODT resistor is always turned on.
ODT_STATIC=Off ODT_DYNAMIC=Off	The ODT resistor is always turned off.
ODT_STATIC=Off ODT_DYNAMIC=On	The ODT resistor is On or Off based on the ODT Dynamic bank setting.

The following I/O standards are supported:

- LVDS
- RSDS
- MINILVDS
- LVPECL
- HSTLI
- HSTLII
- SSTL15I
- SSTL15II
- SSTL18I
- SSTL18II
- HSTL18I
- HSTL18II
- LPDDR1
- LPDDR2

4.22 ODT Value

If ODT option is turned on, the ODT Value (Ohm) field can be set to any one of the values in the pull-down list. The ODT Value varies with different I/O standards.

Values vary depending on the I/O standard.

4.23 ODT Imp (ohm)

On-die termination (ODT) is the technology where the termination resistor for impedance matching in transmission lines is located inside a semiconductor chip instead of on a printed circuit board.

Port Configuration (PC) bits are static configuration bits set during programming to configure the I/O(s) as per your choice. Refer to your device datasheet for a full range of possible values.

4.24 Low Power Exit

For single ended I/Os, the Lower Power Exit value can be set from the drop-down list. The supported values for Single Ended IOs are Off, Wake On Change, Wake On 0, Wake On 1. The default is Off.

The diff I/Os are marked as read-only fields and will be set to off.

4.25 Input Delay

Sets the Input Delay.

Input Delay applies to all I/O standards. The range of values supported varies depending on the device selected. The default value is OFF.

Note: This attribute will not appear in the I/O attributes and cannot be used in the PDC for some I/Os with dynamic delays, such as DDR I/Os.

4.26 Slew

The slew rate is the amount of rise or fall time an input signal takes to get from logic low to logic high or vice versa. It is commonly defined to be the propagation delay between 10% and 90% of the signal's voltage swing. The I/O Editor supports slew rate control in non-differential output mode. Turning the slew rate on results in faster slew rate, which improves the available timing margin. When slew rate is turned off, the device uses the default slew rate to reduce the impact of simultaneous switching noise (SSN). By default, the slew control is OFF. Not all I/O standards support the slew rate control.

Note: Slew rate control is not available in PolarFire HSIO buffers. However, these buffers have built-in PVT-compensated slew rate controllers for optimized signal integrity.

4.27 Pre-Emphasis

The pre-emphasis rate is the amount of rise or fall time an input signal takes to get from logic low to logic high or vice versa. It is commonly defined to be the propagation delay between 10% and 90% of the signal's voltage swing. Possible values are shown in the table below.

Value	Description
NONE	Sets to none (default)
MIN	Sets to minimum
MEDIUM	Sets to medium
MAX	Sets to maximum

4.28 Output Drive

Use the Output Drive (mA) field to set the output drive strength. The output drive strength that can be set is different with different I/O standards and can vary from 1 to 20 mA. Select the drive strength value from the list of valid values in the pull-down list.

4.29 Impedance

Use the Impedance (Ohm) field in the I/O Editor to program the output impedance values. Note that the Impedance value is different with different I/O standards and can vary from 22 to 240 Ohm. Click on this field to open the pull-down list to see the valid values.

4.30 Output Load

The Output Load (pF) field indicates the output capacitance value based on the I/O standard. If necessary, you can double-click on the respective I/O port to change the output capacitance value to improve timing definition and analysis. Output capacitance affects output propagation delay.

SmartTime, Timing-driven layout, and Backannotation automatically use the modified delay model for delay calculations.

4.31 Source Termination

The Source Termination (Ohm) field is the Near End termination for a differential output I/O. The default is OFF.

Direction: Output

4.32 Output Delay

Sets the Output Delay.

Output Delay applies to all I/O standards. The range of values supported varies depending on the device selected. The default value is OFF. The default value is OFF.


Direction: Output

Note: This attribute will not appear in the I/O attributes and cannot be used in the PDC for some I/Os with dynamic delays, such as DDR I/Os.

5. Package View

The Package View displays the Package pin views of the particular die/package of the PolarFire device. The color for the display of the pins are determined by the settings in Display Options. The following figure shows the regular pins in green, special pins in blue, reserved pins in red and unconnected pins in grey.

Figure 5-1. Package View



6. Interface-Specific I/Os and Views

The PolarFire architecture is designed and optimized to support Memory interface, IOD interface and Transceiver interface. The I/O Editor for PolarFire provides three special views specifically for I/O assignments of these interfaces.

For optimal QOR (Quality of Result) and timing performance, the architecture of the PolarFire silicon requires the Memory Interface, IOD Interface and Transceiver Interface be placed in specific and pre-defined locations of the chip. Assignment of these interfaces are checked against PolarFire DRC rules and illegal assignments are flagged.


The I/O Editor is a graphical user interface (GUI) tool designed to make Interface I/O pin assignments graphically and user-friendly, as an alternative to writing PDC commands. When the pin assignment is committed and saved in I/O Editor, a PDC file is created. This PDC file can then be passed to the Place and Route tool as a Physical Design Constraint.

6.1 Interface-Specific I/O Views

In addition to the Pin view, Port view and Package view, the I/O Editor provides three views specific to PolarFire-supported interfaces I/Os:

- Memory View - for I/O pin assignments of Memory interfaces such as DDR3/4, LPDDR3, and QDR.
- XCVR View - Presents a physical view of the Transceiver connectivity, including Transceiver lanes, and Reference Clock (REFCLK), and Transmit PLL lines.
- IOD Lane Controller View - Presents the I/O Digital block view, used for non-memory interfaces using the FPGA I/Os.

Figure 6-1. I/O Editor - XCVR View



7. Memory Interface View

The Memory Interface view presents a spreadsheet-like view of the I/Os available in the PolarFire silicon for different Memory interface types.

7.1 Memory Type

The supported Memory Interface types include:

- DDR3
- DDR4
- LPDDR3
- QDRII+

Use the pull-down menu to select the type of Memory Interface used in the design. Only the specific type of memory used in the design are displayed in the pull-down list.

The Ports view also displays the memory width and data rate of the DDR instance in the design (if it exists in the design) in the top left row under the Port Name column, as shown in the following figure.

Figure 7-1. Memory Interface Type Menu

The screenshot shows the 'Memory View' tab in a design tool. On the left, the 'Main Object Browser' shows a tree of ports, with 'DDR3' selected. The 'Memory Type' dropdown menu is set to 'DDR3'. The main table displays the following data:

Port Function	Port Name	Pin Number	Function	Max Memory Width	Max Data Rate	Bank Name
1 NORTH_NE	PF_DDR3_SS_0[width=16, rate=1333.33]			72	1336	---
146 NORTH_NW	Assigned			72	1336	---
291 SOUTH_SE	Assigned			16	1336	---
364 SOUTH_SW	Assigned			40	800	---
458 WEST_NW	Unassigned			72	800	---
599 WEST_SW	Unassigned			64	800	---

7.2 Edge_Anchors for Memory Placement

The PolarFire silicon architecture requires that the Memory interface be placed in specific and pre-defined locations of the chip to achieve optimal QOR (Quality of Result) and timing performance. These specific location are called Edge_Anchors and are used to identify the specific location in the PolarFire chip for optimal Memory Interface I/O placement. See the [PolarFire FPGA DDR Memory Controller User Guide](#) for a mapping of DDR memory interface types to Edge_Anchor locations. The Edge_Anchors are as follows:

- NORTH_NE
- NORTH_NW
- SOUTH_SE
- SOUTH_SW
- WEST_NW
- WEST_SW

The ports for each Edge_Anchor is represented by a different color for easy identification. The list of possible Edge_Anchors is context-sensitive to the Memory Interface type and represents the legal and optimal locations for the specific Memory interface type. The list of Edge_Anchors for DDR4, for example, is different from the list for DD2/DDR3. DDR4 has fewer locations (Edge_Anchors) for I/O placement than DDR2/DD3.

7.3 Memory Interface View Columns

The Memory Interface view detects the type of Memory Interface in the design and presents the ports in the Ports View. The Memory Interface view displays the following I/O information in the view. Each of the column can be sorted (ascending/descending order) or filtered:

- Port Function - The formal port name of the Memory Interface. The ports specific to the memory interface type are loaded into the Port view.
- Port Name - The port name of the Memory Interface instance in the design.
- Pin Number - The package pin number assigned to the port of the Memory Interface
- Function - A more descriptive function name of the Port which identifies the type of I/O (for example, HSIO for High-speed I/Os or GPIO (General-purpose IO)
- Max Memory Width - The maximum memory width of the DDR. This is a fixed read-only value specific to the Edge_Anchor and is different with different Edge_Anchors.
- Max Data Rate - The maximum data rate in Mbps. This is a fixed read-only value specific to the Edge_Anchor and is different with different Edge_Anchors.

Notes: When making DDR placement, refer to the memory width and data rate of the DDR Memory used in the design (as displayed in the Ports View). Make sure that the Edge_Anchor location where you want to place the DDR memory can accommodate the DDR memory in terms of the memory width and the data rate. This will avoid invalid placement.

- Bank Name - the I/O bank name of the port
- High-speed I/O Clocks - specifies the number of High Speed I/O clocks

The Pin Number and Function are the same as what are listed in the PPAT for the selected device and package. The PPAT for each PolarFire package are provided in the PolarFire_<package> Pinouts file on the [PolarFire Documentation](#) web page.

Figure 7-2. Memory Interface View

Port Function	Port Name	Pin Number	Function	Max Memory Width	Max Data Rate	Bank Name
NORTH_NE	PF_DDR3_SS_0(width=16, rate=1333.33)			72	1336	--
A0	A_0[0]	AL27	HSIO72NB1	72	1336	Bank1
A1	A_0[1]	AL26	B1/CCC_NE_CLK	72	1336	Bank1
A2	A_0[2]	AM27	HSIO73NB1	72	1336	Bank1
A3	A_0[3]	AN27	B1/CCC_NE_PL1	72	1336	Bank1
A4	A_0[4]	AN26	HSIO76NB1	72	1336	Bank1
A5	A_0[5]	AP25	HSIO76PB1	72	1336	Bank1
A6	A_0[6]	AL25	HSIO77NB1	72	1336	Bank1
A7	A_0[7]	AK25	HSIO77PB1	72	1336	Bank1
A8	A_0[8]	AL23	HSIO79NB1	72	1336	Bank1
A9	A_0[9]	AM23	B1/CCC_NE_PL1	72	1336	Bank1
A10	A_0[10]	AL25	HSIO81NB1/DQ5	72	1336	Bank1
A11	A_0[11]	AL24	/DQ5/CCC_NE_PL1	72	1336	Bank1
A12	A_0[12]	AL22	HSIO82NB1	72	1336	Bank1
A13	A_0[13]	AK23	HSIO82PB1	72	1336	Bank1
A14	A_0[14]	AL24	HSIO83NB1	72	1336	Bank1
A15	A_0[15]	AL23	HSIO83PB1	72	1336	Bank1
BA0	BA_0[0]	AE25	HSIO84PB1	72	1336	Bank1
BA1	BA_0[1]	AD23	HSIO85NB1	72	1336	Bank1
BA2	BA_0[2]	AD25	HSIO84NB1	72	1336	Bank1
CAS_N	CAS_N_0	AF25	HSIO86NB1	72	1336	Bank1
CK0_0	CK0_0	AP26	/DQ5/CCC_NE_PL1	72	1336	Bank1
CK0_N	CK0_N_0	AP27	HSIO75NB1/DQ5	72	1336	Bank1
CK1	Unassigned	AM25	E_CLKIN_N_10/C	72	1336	Bank1
CK1_N	Unassigned	AM26	HSIO74NB1	72	1336	Bank1
CKE0	CKE_0	AF22	HSIO87PB1/DQ5	72	1336	Bank1
CKE1	Unassigned	AD24	HSIO89PB1	72	1336	Bank1
CS0_N	CS_N_0	AE22	HSIO87NB1/DQ5	72	1336	Bank1
CS1_N	Unassigned	AM24	CCC_NE_CLKIN_N	72	1336	Bank1
DM0	DM[0]	AN23	HSIO95NB1	72	1336	Bank1
DM1	DM[1]	AL20	HSIO101PB1	72	1336	Bank1
DM2	Unassigned	AK18	HSIO107NB7	72	1336	Bank7
DM3	Unassigned	AL14	HSIO113NB7	72	1336	Bank7
DM4	Unassigned	AD19	HSIO119NB7	72	1336	Bank7

7.4 Making I/O Assignments


To make I/O assignment for the Memory Interface instance in the design:

1. Select the Memory Interface type from the drop-down menu.
2. From the Ports tab in the Design Tree View, drag the Memory Interface instance and let the mouse hover over one of the Edge_Anchor locations available for the Memory Interface type. A tooltip reports whether it is a legal or illegal location for the Interface instance.
3. Drop the Interface instance into a legal Edge_Anchor location.

Note: DRC rules are enforced. Drag-and-drop I/O placement that violates the DRC rules are reported in the Log window. For Memory Interface, the DRC checks the Data Width and the Data Rate compliance*. If the specific location cannot accommodate the Data Width or the Data Rate of the Memory interface, no I/O assignment is made. An error is reported in the Log Window with a message that explains why the assignment is not accepted. In the following figure, the DRC error message reports that the ddr3 instance requires 64 ports, but the SOUTH_SE location can accommodate only 58 pins.

Note: *Data Rate compliance will be enforced in a later release.

Figure 7-3. DRC Checks in Log Window



4. Check that no DRC error messages are reported in the Log window and the I/O assignments are accepted (see the following figure). The Lock icon in the Ports tab indicates that the I/O assignment is accepted and locked.

Figure 7-4. Memory Interface Assignments Accepted

Memory Type: DDR3

Port Function	Port Name	Pin Number	Function	Max Memory Width	Max Data Rate	Bank Name
A11	A_0[11]	AJ24	/DQS/CCC_NE_1	72	1336	Bank1
A12	A_0[12]	AL22	HSIO82NB1	72	1336	Bank1
A13	A_0[13]	AK23	HSIO82PB1	72	1336	Bank1
A14	A_0[14]	AL24	HSIO83NB1	72	1336	Bank1
A15	A_0[15]	AL23	HSIO83PB1	72	1336	Bank1
BA0	BA_0[0]	AE25	HSIO84PB1	72	1336	Bank1
BA1	BA_0[1]	AD23	HSIO85NB1	72	1336	Bank1
BA2	BA_0[2]	AD25	HSIO84NB1	72	1336	Bank1
CAS_N	CAS_N_0	AF25	HSIO86NB1	72	1336	Bank1
CK0	CK0_0	AP26	/DQS/CCC_NE_1	72	1336	Bank1
CK0_N	CK0_N_0	AP27	HSIO79NB1/DQS	72	1336	Bank1
CK1	Unassigned	AM25	E_CLKIN_N_10/C	72	1336	Bank1
CK1_N	Unassigned	AM26	HSIO74NB1	72	1336	Bank1
CKE0	CKE_0	AF22	HSIO87PB1/DQS	72	1336	Bank1
CKE1	Unassigned	AD24	HSIO89PB1	72	1336	Bank1
CS0_N	CS_N_0	AE22	HSIO87NB1/DQS	72	1336	Bank1
CS1_N	Unassigned	AH24	CCC_NE_CLKIN_1	72	1336	Bank1
DM0	DM[0]	AN23	HSIO95NB1	72	1336	Bank1
DM1	DM[1]	AL20	HSIO101PB1	72	1336	Bank1
DM2	Unassigned	AK18	HSIO107NB7	72	1336	Bank7
DM3	Unassigned	AL14	HSIO113NB7	72	1336	Bank7
DM4	Unassigned	AD19	HSIO119NB7	72	1336	Bank7
DM5	Unassigned	AL10	HSIO125NB7	72	1336	Bank7
DM6	Unassigned	AE15	HSIO131NB7	72	1336	Bank7
DM7	DQ[25]	AH11	HSIO137NB7	72	1336	Bank7
DM8	DQ[17]	AH12	HSIO143NB7	72	1336	Bank7
DQ0	DQ_0[0]	AN22	HSIO90NB1	72	1336	Bank1
DQ1	DQ_0[1]	AN21	HSIO90PB1	72	1336	Bank1
DQ2	DQ_0[2]	AM24	HSIO91NB1	72	1336	Bank1
DQ3	DQ_0[3]	AN24	HSIO91PB1	72	1336	Bank1
DQ4	DQ_0[4]	AP21	HSIO92NB1	72	1336	Bank1
DQ5	DQ_0[5]	AP20	HSIO92PB1	72	1336	Bank1
DQ6	DQ_0[6]	AP19	HSIO94NB1	72	1336	Bank1
DQ7	DQ_0[7]	AN19	HSIO94PB1	72	1336	Bank1

7.5 IO_PDC File

When the I/O assignment is committed and saved in the I/O Editor, the assignment is saved in a PDC file in the <project_folder/constraints/io/user.pdc file. The PDC file contains set_io commands on each of the DDR Memory Interface I/O.

The following figure shows PDC file generation after Memory interface I/O assignment in the I/O Editor.

Figure 7-5. PDC File Generation after Memory Interface I/O Assignment in I/O Editor

```
set_io -port_name {DQ[24]} \
-pin_name AG11 \
-fixed true \
-ODT_VALUE 60 \
-DIRECTION INOUT

set_io -port_name {DQ[25]} \
-pin_name AH11 \
-fixed true \
-DIRECTION INOUT

set_io -port_name {DQ[26]} \
-pin_name AG12 \
-fixed true \
-DIRECTION INOUT

set_io -port_name {DQ[27]} \
-pin_name AH12 \
-fixed true \
-DIRECTION INOUT

set_io -port_name {DQ[28]} \
-pin_name AJ10 \
-fixed true \
-DIRECTION INOUT

set_io -port_name {DQ[29]} \
-pin_name AJ11 \
-fixed true \
-DIRECTION INOUT
```

7.6 Removing I/O Assignments

To remove a DDR Memory Interface I/O assignment:

1. Select the Port tab in the Design Tree view.
2. Right-click the Memory Interface in the Design Tree view.
3. Select Unplace <memory_interface_name> .

See the following figure.

Figure 7-6. Removing Memory Interface I/O Assignment

Port View | Pin View | XCR View | **Memory View [active]** | IO View | Package View | Floorplanner View | Netlist Viewer - Hier | Netlist Viewer - Flat

Memory Type: DDR3

Main Object Browser

- I/O Ports
 - DDR4
 - DDR3
 - PF_DDR3_SS_0[width=16, rate=1333]
 - Lane2-ADDR/CMD
 - Lane1-ADDR/CMD
 - Lane5-ADDR/CMD
 - CK0_0
 - Lane-DQ[7:0]
 - Lane-DQ[15:8]
 - SHIELD0_0
 - SHIELD1_0
 - Dedicated Ports

Region Assign

- Unplace From location
- Lock Placement
- Unlock Placement

Port	Port Function	Port Name	Pin Number	Function	Max Memory Width	Max Data Rate	Bank Name
1	NORTH1_NE	PF_DDR3_SS_0[width=16, rate=1333.333]			72	1336	
2	A0	A_0[0]	AL27	HSIO72NB1	72	1336	Bank1
3	A1	A_0[1]	AL26	B1/CCC_NE_CLK	72	1336	Bank1
4	A2	A_0[2]	AM27	HSIO73NB1	72	1336	Bank1
		A_0[3]	AN27	B1/CCC_NE_PL	72	1336	Bank1
		A_0[4]	AN26	HSIO76NB1	72	1336	Bank1
		A_0[5]	AP25	HSIO76PB1	72	1336	Bank1
		A_0[6]	AL25	HSIO77NB1	72	1336	Bank1
		A_0[7]	AK25	HSIO77PB1	72	1336	Bank1
		A_0[8]	AL23	HSIO79NB1	72	1336	Bank1
		A_0[9]	AM23	B1/CCC_NE_PL	72	1336	Bank1
		A_0[10]	AL25	HSIO81NB1/DQ5	72	1336	Bank1
		A_0[11]	AL24	/DQ5/CCC_NE_I	72	1336	Bank1
		A_0[12]	AL22	HSIO82NB1	72	1336	Bank1
		A_0[13]	AK23	HSIO82PB1	72	1336	Bank1
		A_0[14]	AL24	HSIO83NB1	72	1336	Bank1
		A_0[15]	AL23	HSIO83PB1	72	1336	Bank1
	BA0	BA_0[0]	AE25	HSIO84PB1	72	1336	Bank1
	BA1	BA_0[1]	AD23	HSIO85NB1	72	1336	Bank1
	BA2	BA_0[2]	AD25	HSIO86NB1	72	1336	Bank1
	CAS_N	CAS_N_0	AF25	HSIO86NB1	72	1336	Bank1
	CK0	CK0_0	AP26	/DQ5/CCC_NE_I	72	1336	Bank1
	CK0_N	CK0_N_0	AP27	HSIO79NB1/DQ5	72	1336	Bank1
	CK1	Unassigned	AM25	E_CLKIN_N_10/C	72	1336	Bank1
	CK1_N	Unassigned	AM26	HSIO74NB1	72	1336	Bank1
	CKE0	CKE_0	AF22	HSIO87PB1/DQ5	72	1336	Bank1
	CKE1	Unassigned	AD24	HSIO89PB1	72	1336	Bank1
	CS0_N	CS_N_0	AE22	HSIO87NB1/DQ5	72	1336	Bank1
	CS1_N	Unassigned	AH24	/CC_NE_CLKIN_N	72	1336	Bank1
	DM0	DM[0]	AN23	HSIO95NB1	72	1336	Bank1
	DM1	DM[1]	AL20	HSIO101PB1	72	1336	Bank1
	DM2	Unassigned	AK18	HSIO107NB7	72	1336	Bank7
	DM3	Unassigned	AL14	HSIO113NB7	72	1336	Bank7
	DM4	Unassigned	AD19	HSIO119NB7	72	1336	Bank7

Port / Logical / Net / Region

8. XCVR View

The XCVR View allows the user to make assignments for Transceiver Lanes, Reference Clocks and Transmit PLLs. It presents the following views:

- A schematic view of the Reference Clock (REFCLK), the TransmitPLL, and the Transceiver Lanes they drive (see the first figure below).
- A graphical placement view of the REFCLK, its connection from the PADS, to the TransmitPLL, to the Transceiver Lanes.(see the second figure below).
- A Signal Integrity View for a Transceiver Lane, showing TX Emphasis Amplitude, TX Impedance, TX Transmit Common Mode Adjustment, RX and TX Polarity, RX Insertion Loss, RX CTLE, RX Termination, RX P/N Board Connection, and RX Loss of Signal Detector (Low and High) (see the bottom figure below).

Figure 8-1. XCVR Interface - Schematic View




Figure 8-2. XCVR Interface - Graphical Placement View





Figure 8-3. I/O Editor - XCVR View - Signal Integrity View



The Signal Integrity View for a Transceiver Lane shows the following:

- TX Emphasis Amplitude
- TX Impedance
- TX Transmit Common Mode Adjustment
- RX and TX Polarity, RX Insertion Loss, RX CTLE
- RX Termination
- RX P/N Board Connection
- RX Loss of Signal Detector (Low and High)

8.1 XCVR Interface I/O Assignment

To make XCVR Interface I/O assignment, use the XCVR view in the I/O Editor to make assignment in the following order:

1. Transceiver Lanes
2. TX PLL
3. REFCLK

8.2 Direct Versus Cascaded Connection

The PolarFire XCVR reference clock network provides rich connectivity to the TX_PLL and Transceiver lanes. The connectivity allows the user to share common reference clock inputs to reduce fanout buffers on the board and reduce costs.

The two types of connections between the reference clock and the TX_PLL and Transceiver lanes are as follows:

- Direct Connection
- Cascaded Connection

Direct connections are used when the reference clock pin and the TX_PLL or the Transceiver lanes are in the same Quad location. Cascaded connections are used when the reference clock pin and the TX_PLL or the Transceiver lanes are not in the same quad location. Cascade connections are only available going from the top of the device towards the bottom. The cascaded connection is denoted in the XCVR view by the black vertical line down the middle of the placement view.

Note: A REFCLK can connect to all the lanes beside or below it in any quad (down the cascade path) but not those above it (up the cascade path).

The red lines denote cascaded REFCLK connection to the TX_PLL and the Transceiver lanes in the quad.

Connection/Assignment up the Cascade path (from REFCLK to TX_PLL and Transceiver lanes which are above the REFCLK) are illegal and indicated by red lines in the XCVR view.

Each Reference Clock (REFCLK) has a direct dedicated connection to its corresponding TX_PLL and to the lane that the TX_PLL drives in the same quad.

Selecting a dedicated connection or a cascaded connection depends on the trade-off you want to make. A direct dedicated connection from the REFCLK to the TX_PLL gives better signal integrity for the Transceiver whereas a cascaded connection reduces external components and reduces overall power.

Figure 8-4. Direct Dedicated Path and Cascade Path






Figure 8-5. XCVR View



8.3 Reference Clock (REFCLK) I/O Assignments

To make I/O assignments, click and drag the REFCLK pin from the Schematic View to the pin location you desire in the Graphical Placement View. If the assignment is legal (no DRC violations), green lines appear to denote the accepted connection between the REFCLK pin through the Q(x)_TXPLL_SSC to the Transceiver lanes.


Figure 8-6. Legal and Accepted Reference Clock I/O Assignment



If the I/O assignment violates the DRC rule, the assignment is not accepted. Red arrows denotes DRC violations. The following figure shows two illegal assignments:


- From the Reference Clock (REFCLK) to the Lanes (Red arrow from REFCLK to the Q2_Lane0)
- From the Transmit PLL to the lanes (Red arrow from TXPLL_SSC to Q2_Lane0)

Figure 8-7. Illegal I/O Assignment



An error message appears in the Log window to identify the DRC rules violated. In this case, there is no feasible dedicated connection from the REFCLK to the Lane and from the Transmit PLL to the Lanes.

Figure 8-8. Log Window Message




Note: I/O assignments can be made for REFCLK, TXPLL and Transceiver Lanes for all Transceiver protocols except the PCIe Protocol. For the PCIe Protocol, Transceiver Lanes are assigned to predefined locations and cannot be removed.

8.4 Transmit PLL Assignment


Drag and drop the Transmit PLL instance into the desired location. Illegal locations are flagged with error messages in the Log window and the illegal connections are indicated by red lines.

Figure 8-9. Illegal Transmit PLL to Lane Assignment



The Log window displays two error messages about the illegal assignments, one for each illegal connection. In this case, the assignment is illegal because there are no feasible dedicated connections.

Figure 8-10. Log Window



8.5 Placement DRC Rules

The I/O Editor enforces the DRC rules when Transceivers are placed. Any illegal connection is highlighted as a red line in the Placement View and a corresponding message is displayed in the Log window.

Lane assignments are always legal. DRC rules are enforced for the following:

- Connection from Transmit PLL (TXPLL) to the Lanes
- Connection from the Reference Clock (REFCLK) to the Transmit PLL (TXPLL)
- Connection from the Reference Clock (REFCLK) to the Lanes

8.5.1 DRC - TXPLL to LANES Connectivity

A TXPLL_SSC can connect to all the lanes of a quad (shown in brown lines in the Placement View).

Figure 8-11. TXPLL Connection To All Four Lanes Before Placement





Figure 8-12. TXPLL Connection To All Four Lanes After Placement



A TXPLL (non-SSC) can connect to two lanes beside it normally (shown in blue lines in the Placement View)

Figure 8-13. TXPLL Connection To Two Lanes (Before Placement)




Figure 8-14. TXPLL Connection To Two Lanes (After Placement)




Figure 8-15. Q1_TXPLL1 to Four Lanes Connection (Before Placement)





Figure 8-16. Q1_TXPLL1 to Four Lanes Connection (After Placement)




8.5.2 DRC - REFCLK to TXPLL Connectivity

A REFCLK can connect to all the TXPLLs beside and below it (down the Cascade Path) in the Placement View. A REFCLK cannot connect to a TXPLL above it (up the Cascade Path).

A cascade path (represented by the vertical line beside the REFCLKs) is used for the REFCLK to connect to all the TXPLLs below it and the Lanes below it in the Placement View.

Figure 8-17. Illegal Connection From REFCLK to TXPLL Up the Cascade Path




8.5.3 REFCLK to Lanes Connectivity

The REFCLK of a quad can connect to all Lanes of the TXPLL (in addition to that which the REFCLK can connect), as well as all the other Lanes below it (including from different quads). Connection up the Cascade path is illegal.

Green arrows indicate legal connection and red arrows indicate illegal connection from the REFCLK to the Lanes.

Figure 8-18. REFCLK to Lanes Connection - Legal (Down the Cascade Path) and Illegal (Up the Cascade Path)



9. IOD View

The IOD lane controller handles the complex operations necessary for the high-speed interfaces, such as DDR memory interfaces and CDR interfaces. To bridge the lane clock to the bank clock, the lane controller is used to control an I/O FIFO in each IOD. This I/O FIFO interfaces with DDR memory by utilizing the DQS strobe on the lane clock. The lane controller can also delay the lane clock using a PVT- calculated delay code from the DLL to provide a 90° shift. Certain I/O interfaces require a lane controller to handle the clock-domain that results with higher gear ratios.

The lane controller also provides the functionality for the IOD CDR. Using the four phases from the CCC PLL, the lane controller creates eight phases and selects the proper phase for the current input condition with the input data. A divided-down version of the recovered clock is provided to the fabric (DIVCLK).

In the I/O Editor, the IOD View allows I/O assignments for IOD (I/O Digital) Interface blocks. Libero SoC currently supports CDR and RX_DDR_L_A/TX_DDR_G_A generic IOD interface. Future releases will add in more interfaces. The IOD view presents a hierarchical view of the generic IOD based on Bank and Lanes. In PolarFire silicon, there may be up to eight banks per chip and six lanes per bank. Bigger dies may have even more lanes per bank.

Note: The actual number of banks and the number of lanes per bank vary with the die.

When the I/O Editor opens the IOD view, it detects the specific IOD Interface standards, groups the I/Os into specific banks/lanes and populates the spreadsheet-like table with the I/O names (specific to the IOD Interface) accordingly.

See the following figure for an example of the IOD View.

Figure 9-1. IOD View

Pin Number	Port Name	Function	Info
1	Bank0		
2	Lane0		
3	AE3	A[0]	HSIO173PB0/CCC_NW_CLKIN_N_0
4	AF5	A[1]	HSIO173NB0
5	AE3	Unassigned	HSIO172PB0/CCC_NW_CLKIN_N_1
6	AF4	Unassigned	HSIO172NB0
7	AE2	Unassigned	HSIO171PB0/DQS/CCC_NW_PLL1_OUT0
8	AE1	Unassigned	HSIO171NB0/DQS
9	AG4	CK0	HSIO170PB0/CLKIN_N_2/CCC_NW_CLKIN_N_2/CCC_NW_PLL1_OUT0
10	AG5	CK0_N	HSIO170NB0
11	AF2	A[2]	HSIO169PB0/CCC_NW_PLL1_OUT1
12	AF3	A[3]	HSIO169NB0
13	AG1	Unassigned	HSIO168PB0/CLKIN_N_3/CCC_NW_CLKIN_N_3
14	AG2	Unassigned	HSIO168NB0
15	Lane1		
16	AF0	A[4]	HSIO167PB0
17	AF2	A[5]	HSIO167NB0
18	AF1	A[6]	HSIO166PB0
19	AF0	A[7]	HSIO166NB0
20	AG3	A[8]	HSIO165PB0/DQS
21	AF3	A[9]	HSIO165NB0/DQS
22	AF1	A[10]	HSIO164PB0
23	AF2	A[11]	HSIO164NB0
24	AF4	A[12]	HSIO163PB0
25	AF3	A[13]	HSIO163NB0
26	AG2	WE_N	HSIO162PB0
27	AF5	CAS_N	HSIO162NB0
28	Lane2		
29	AD9	RAS_N	HSIO161PB0
30	AD6	BA[0]	HSIO161NB0
31	AD6	BA[1]	HSIO160PB0
32	AG6	ACT_N	HSIO160NB0
33	AG7	B[0]	HSIO159PB0/DQS
34	AG6	B[1]	HSIO159NB0/DQS
35	AF9	CS_N	HSIO158PB0
36	AG9	CKE	HSIO158NB0
37	AF7	D[0]	HSIO157PB0

9.1 Generic I/O Assignments

Drag the I/O port from the Ports tab and drop it to the spreadsheet-like table to make the I/O assignment. The multi-line comment shows the locations where you can legally place the I/O port. Green indicates legal placements, and red indicates illegal placements. Illegal assignments are not allowed.

9.2 DRC Rules

The I/O Editor enforces DRC rules. More DRC rules will be implemented in future releases. The following is a list of the more common DRC rules enforced by the I/O Editor.

- All I/Os of the same logical lane must be placed within the same physical lane.
- For any one physical lane, only one logical lane is allowed to be placed.
- Non-logical lane I/Os can be placed in any physical lane.
- For RGMII Interface, the *_RXC port must be placed on the DQS_P side of the physical lane.
- When the CDR is placed in a physical lane, the DQS_N slot is reserved and is not available to the user for I/O placement.


See the [UG0686: PolarFire FPGA User I/O User Guide](#) for more DRC rules for IOD I/O placement.

10. Floorplanner View

The Floorplanner View displays all design elements in one window. The selections you make in the views are reflected in the window. The color scheme used in the canvas is dependent on the layers and colors you have selected in the Display Options window.

The following figure shows the Floorplanner View.

Figure 10-1. Floorplanner View



10.1 Operation Modes

The Floorplanner View has two modes of operation. Click the **Macro Manipulation Mode** button to switch between Macro Manipulation Mode and Region Manipulation modes:

- **Macro Manipulation Mode.** Use this mode to work with macros, such as assigning macros to location or unassigning placed macros from locations. You can also view properties of selected macros in the Floorplanner View from the properties window. You can select multiple macros by pressing the <CTRL> key and selecting required macros.
- **Region Manipulation Mode.** Use this mode to work on regions such as resizing, renaming, or deleting regions, or assigning and unassigning macros or nets to regions.

10.1.1 Display Modes

The Display Options window configures the display of the Floorplanner View. Three display options are available as follows:


- Fill Device Cells
- Use Cluster Mode
- Consolidate Globals

You can also see the colors for different component types (nets, modules, pins, etc.) in the Display Options window.

10.1.2 Floorplanner View Icons

















The icons available across the top of the Floorplanner View window allows you to zoom in, zoom out, assign I/O banks, runs DRC checks, create regions for placement.



Figure 10-2. Floorplanner View Icons



The following table lists the functions of each icon.

Table 10-1. Floorplanner View Icons

Icon	Name	Function
	Rubber Band Zoom	Rubber Band Zoom - Drags out an area to enlarge/zoom into.
	Rubber Band Select	Rubber Band Select an area to Zoom into. Click in the Floorplanner View and drag the mouse to delineate an area. Release the mouse and all macros inside the delineated area are selected. Works in the Macro Manipulation Mode.
	Zoom In	Zoom In to canvas.
	Zoom Out	Zoom Out of canvas.
	Zoom to Fit	Zoom to fit the canvas size.
	Zoom to Location	Zoom to a Location Specified by X-Y co-ordinates.
	Zoom to fit Selection	Zoom to fit selected macros and ports. When enabled, the view attempts to center the view on the selected and placed ports.
	Check Design Rules	Run the Prelayout Checker, a preliminary check of the netlist for possible Place and Route issues.
	Check DRC Rules for Selected Interfaces	Check the DRC Rules for selected interfaces.
	I/O Bank Settings	Set the I/O bank to specific I/O Technology.
	Auto Assign I/O Bank	Run the Auto I/O Bank and Globals Assigner. Assigns a voltage to every I/O Bank that does not have a voltage assigned to it and if required, a VREF pin.
	Collapse Visible Views	Collapse the visible views.
	Expand Selected Items in Visible Views	Expand selected Items in the visible views.
	Create Empty	Create an empty user region.
	Create Inclusive	Create an inclusive user region.
	Create Exclusive	Create an Exclusive user region.

.....continued		
Icon	Name	Function
	Delete	Delete the selected user region.
	Show Nets For Macros	Show all nets connected to the macro. There are often many nets attached to the macro, and it is off by default.

An object or a collection of the objects in the Design View window can be selected and placed in any location that is legal.


The following figure shows an example of a successful placement into the Floorplanner View.

Figure 10-3. Floorplanner View - Successful Placement



The following figure shows an example of an unsuccessful placement attempt into the Floorplanner View.

Figure 10-4. Floorplanner View - Unsuccessful Placement Attempt



10.1.3 Region Assignments


When you right-click an item in one of the tabs in the Main Object Browser, you can choose from available options, which can include placing an item to a location, unplacing an item from a location, locking the placement, and assigning a region.

Multiple items can be selected and assigned to the same region at the same time. You can also select a region assignment by right-clicking an item and choosing **Region Assign**. The dialog box shown below opens. This option is not available for objects in the Region tab.

Figure 10-5. Select Region Dialog Box



The progress of all Region Assign and Unassign commands is shown (see the example below).



Note: This dialog shows only the progress, and does not allow the user to cancel the operation. Closing the dialog does not terminate the operation.

10.2 Netlist Views

Two windows are available for viewing the netlist (a schematic view of the design used to trace the nets and debug) of the design.

- Post-Synthesis Hierarchical View (Netlist Viewer - Hier)
- Post-compile flattened Netlist View (Netlist Viewer - Flat)


Separate tabs for Hierarchical View and Flattened Netlist View make it easy to switch between the different views.

10.2.1 Netlist Viewer - Hier

The Post-Synthesis Hierarchical View (Netlist Viewer - Hier) is a hierarchical view of the netlist after synthesis and after technology mapping to the Microsemi FPGA technology. Click on the Canvas to load the 'Hierarchical view' in Netlist Viewer - Hier. The Chip Planner loads the netlist into the system memory and displays it in the window.

When the netlist is loaded for the first time into memory, a pop-up progress bar indicates the progress of the loading process, which may incur some runtime penalty for a large netlist.


Figure 10-6. Netlist Viewer - Hier View



10.2.2 Netlist Viewer - Flat

This is the flattened (non-hierarchical) netlist generated after synthesis, technology mapping and further optimization based on the DRC rules of the device family and/or die. Click on the Canvas to load the 'Flat' view in the Netlist Viewer - Flat window. The Chip Planner loads the netlist into the system memory and displays it in the window as shown in the following figure.

Figure 10-7. Netlist Viewer - Flat View (Flattened Netlist)



10.2.2.1 Display Across Multiple Pages

Hierarchical or flattened netlists can span multiple pages, in which case the first page is displayed when it opens.

The current page number and the total number of pages are displayed in the status bar at the lower right corner of the window.

Figure 10-8. Status Bar

Mode: Global Current Level: top (TOP) Current Page: 1 of 2173

To go to different pages of the Netlist view, use the left-pointing arrow:



or the right-pointing arrow:



10.2.3 Netlist Viewer Features

See the [Netlist Viewer Interface User Guide](#) for details about Netlist Viewer features.

10.2.4 Chip Planner Features


See the [Chip Planner User Guide](#) for details about Chip Planner features.

11. Other I/O Editor Windows

11.1 World View Window

The World View shows a red rectangle which reflects what is visible in the Floorplanner View in the context of the die. Changing what is visible in the canvas also changes the red rectangle. Changing the size or position of the red rectangle changes what is seen in the Floorplanner View.


Figure 11-1. World View Window



11.2 Log Window

The Log window displays all messages generated by I/O Editor. You can filter the messages according to the type of message: Error, Warning, and Info. If you have made and saved changes in I/O Editor, the Log window displays the name and location of the PDC file(s) which have been edited/updated to reflect the changes.

Figure 11-2. Log Window



11.3 Object Window

The Object window (Main Object Browser) includes the following tabs:

- Port
- Logical
- Net
- Region

Press **Ctrl-F** to open a floating window for the active tab. See the following example.

Figure 11-3. Floating Object Window Tab Example



The following table lists the Object window icons.

Table 11-1. Object Window Icons

Icon	Description
	Collapse everything in the tree.
	Expand selected.
	Clear the filter and refresh the tree reflecting no filters.
	Change sort order and allow additional filtering.
	Dock. Present except when already docked. This command docks the filter browser next to the Main Object Browser.
	Float. Present when docked or maximized. Causes the window to float.

11.4 Display Options Window

The Display Options window configures the display of the selected view. Three display options are available as follows:

- Fill Device Cells
- Use Cluster Mode
- Consolidate Globals

11.5 Properties Window

The Properties window displays the properties of the design elements. What is displayed in the Properties window is dependent on what is selected in the design view. Properties displayed may include the following, depending on the type of design elements:

- Macro/Component Name - Full Macro or component name based on selection.
- Cell Type - Resource type based on design element selection.
- Placed (Location) - X-Y coordinates where device element is placed.
- Resource Usage Table - A table showing resources based on component and macro selection.
- Region Attached Table - A table showing region to which selected macro/component is assigned.
- User region (if any) to which it is attached.
- Nets Table - A table showing pins and nets which is associated with the selected macro along with fanout value.
- Locked/Unlocked (Placement) - The selected port is locked or unlocked.
- Port - Port name to which the I/O macro is assigned (only shown for I/O port macros).


- I/O Technology Standard - I/O Technology which is associated with the selected I/O macro (only shown for I/O port macros).
- I/O Bank- I/O bank to which the selected I/O macro is assigned (only shown for I/O port macros).
- Pin (Package Pin) - Pin to which the macro is assigned (only shown for I/O port macros).

Not all properties in the list are displayed. The list of displayed properties varies with the type of design element selected.

12. Export Physical Constraints (PDC)


The I/O Editor allows you to export the physical constraints (I/O Constraints and Floorplan Constraints) of the design in a PDC file to any file location on your disk. You can export the User constraints or the Full constraints of the design. The IO PDC files can be exported (**File > Export Physical Constraint (PDC) > I/O Constraint**) as shown below.

Figure 12-1. Export I/O Constraints PDC File Dialog Box



The fp.pdc file can be exported (**File > Export Physical Constraint (PDC) > Floorplan Constraint**) as shown below.

Figure 12-2. Export Floorplanner Constraints PDC File Dialog Box



13. Appendix

This section describes the support for the PolarFire SoC MSS IOs in the IO Editor in Libero SoC v12.5.

13.1 MSS I/O Placement

MSS I/O placement is done automatically as each port of the MSS has a fixed location on the package.

13.2 Bank Settings

Table 13-1. Bank Settings

Type of Bank	Bank Name	Supported Voltages
MSS_IP Peripherals	Bank2	VDDI = 1.2 VDDI = 1.5 VDDI = 1.8 VDDI = 2.5
MSS_IP Peripherals	Bank4	VDDI = 1.2 VDDI = 1.5 VDDI = 1.8 VDDI = 2.5
MSS_SGMII_IO RefClk and SGMII	Bank5	VDDI = 2.5 VDDI = 3.3
MSS_DDR_IO	Bank6	DDR3. VDDI = 1.5 DDR3L. VDDI = 1.35 DDR4. VDDI = 1.2 LPDDR3. VDDI = 1.2 LPDDR4. VDDI = 1.1

13.3 IOSTD Support per Type of Bank

Table 13-2. IOSTD Support per Type of Bank

Bank Type	IOSTDs
MSS_IO	LVC MOS12 LVC MOS15 LVC MOS18 LVC MOS25 LVC MOS33

.....continued

Bank Type	IOSTDs
MSS_SGMII_IO	LVTTTL PCI LVCMOS33 LVCMOS25 LVCMOS18 SSTL25I SSTL18I LVDS25 LVPECL33 LVDS33
MSS_DDR_IO	SSTL15I SSTL135I POD12I HSTL12I HSUL12I LVSTL11I

13.4 Port IOSTD Settings

The following table shows how I/O standards are computed.

Table 13-3. IOSTD Support per Type of Bank

Ports	IOSTDs
Peripherals on Bank4	1.2: LVCMOS22 1.5: LVCMOS15 1.8: LVCMOS18 2.5: LVCMOS25 3.3: LVCMOS33
Peripherals on Bank2	1.2: LVCMOS22 1.5: LVCMOS15 1.8: LVCMOS18 2.5: LVCMOS25 3.3: LVCMOS33
REFCLK on Bank5	LVTTTL PCI LVCMOS33 LVCMOS25 LVCMOS18 SSTL25I SSTL25I SSTL18I LVDS25 LVPECL33

.....continued	
Ports	IOSTDs
SGMII on Bank5	LVDS25 LVDS33
DDR IOs on Bank6	DDR3: SSTI15I DDR3L: SSTL135I LPDDR3: HSUL12I LPDDR4: LVSTL11I DDR4 DQ/DQS/DM: POD12I

13.5 Updating the IO Banks and IOSTD

Users cannot update the IO Bank setting or IOSTD of the MSS IOs.

These settings apply to the software side in the XML. They do not affect the Libero project and are for the user's reference in ready-only format.

13.6 Designs without an MSS Macro

For designs without an MSS macro, the banks are not set and unlocked. Users can change the values, but the changes will not affect anything.

13.7 Default Bank Settings

If there is an MSS macro in the design and some interfaces are not used, this is the default bank settings that will be used.

Table 13-4. Default Bank Settings

Banks	Default Value
Bank2	VDDI = 3.3
Bank4	VDDI = 3.3
Bank5	VDDI = 3.3
Bank6	VDDI = 1.5

13.8 PDC Setting

A PDC file is not needed for these IOs because the settings from the MSS Configurator are being used. If the user specifies a correct placement and settings, the tool will accept the user's settings and will not error-out. These constraints will not be written in the generated PDC file from the Chip Planner.

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with

your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN:

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820