

A Leading Provider of Microcontroller, Security,  
Mixed-Signal, Analog & Flash-IP Solutions



**Getting Started with the RISC-V Based PolarFire® SoC FPGA Webinar Series**  
**Session 11: Handling Binaries**

*Hugh Breslin, Design Engineer*  
*Thursday Mar. 12, 2020*


# Second Thursdays

---

- Mar. 12 - Webinar 11: Handling Binaries**
- April 9 - Webinar 12: Two Bare-Metal Applications on PolarFire® SoC**
- May 14 - Webinar 13: Linux® on Renode**
- June 11 - Webinar 14: Building Applications for Linux on PolarFire SoC**
- July 9 - Webinar 15: Real-Time (AMP Mode) on PolarFire SoC**

# Supporting Content

[www.microsemi.com/Mi-V](http://www.microsemi.com/Mi-V) “Renode Webinar Series”




The screenshot shows the Microsemi website with the following content:

- Product directory: [fpga-soc/5210-mi-v-embedded-ecosystem/renode-webinar-series](#)
- Search bar: Search Microsemi.com
- Navigation: [Ordering](#) [Company](#) [Partners](#) [Support](#)
- Libero SoC Design Suite v12.0
  - Unified design suite for PolarFire, IGLOO2, SmartFusion2 and RIG4 families
  - 60% runtime reduction for Timing and 25% runtime reduction for Power
  - 25% runtime improvement for Place and Route
- Home / Products & Services / FPGA & SoC / Mi-V RISC-V Ecosystem
- Mi-V RISC-V Ecosystem
  - Overview
  - Mi-V Partners
  - Tutorials
  - Renode Webinar Series**
  - Articles and News
- Getting Started with the RISC-V Based PolarFire™ SoC FPGA Webinar Series

Learn how to get started with the PolarFire SoC FPGA, the world's first RISC-V based SoC FPGA, to create fully deterministic, real-time systems alongside the Linux® operating system. We are holding a series of webinars to introduce you to the free Renode™ development platform from Mi-V partner Antmicro that is available with our SoftConsole v6.0 software development environment. You will see demo applications, learn how to create projects, and find out how to set up and configure your own systems targeting the new SoC FPGA architecture.

Click [here](#) to register.


- Webinar 1 (May 2): Discover Renode for PolarFire™ SoC Design and Debug

In this introductory session, we will provide you with an overview of SoftConsole 6.0 with Renode™ integration. We will introduce you to the Renode development framework and provide an overview of the platform and its features. You will also learn about the PolarFire™ SoC architecture and how to use Renode to develop your application.

Webinar 1: Discover Renode for PolarFire® SoC Design and Debug

Webinar 2: How to Get Started with Renode for PolarFire SoC

Webinar 3: Learn to Debug a Bare-Metal PolarFire SoC Application with Renode

Webinar 4: Tips and Tricks for Even Easier PolarFire SoC Debug with Renode

Webinar 5: Add and Debug PolarFire SoC Models with Renode

Webinar 6: Add and Debug Pre-Existing Model in PolarFire SoC

Webinar 7: How to Write Custom Models

Webinar 8: What's New in SoftConsole v6.2

Webinar 9: Getting Started with PolarFire SoC

Webinar 10: Introduction to the PolarFire SoC Bare-Metal Library

# Agenda

---

- **The PolarFire® SoC Start Up Sequence**
- **Setting Breakpoints on Specific Harts**
- **Demo PolarFire® SoC Start Up Sequence**
- **MPFS\_HAL\_FIRST\_HART**
- **MPFS\_HAL\_LAST\_HART**



# **The PolarFire<sup>®</sup> SoC Start Up Sequence**




# The PolarFire® SoC Start Up Sequence


---

1. **Harts start from the same “\_start” function**
2. **They diverge after initializing their stacks**
  - By default the U54 harts go to WFI
  - E51 initializes the heap and wakes up harts in use
3. **Harts jump to dedicated main functions**

# The PolarFire® SoC Start Up Sequence



# The PolarFire® SoC Start Up Sequence



This is the flow used for MPFS Blinky.  
This can differ between applications






# **Setting Breakpoints on Specific Harts**



# Setting Breakpoints on Specific Harts


- Breakpoints can be set for all threads by double clicking on the line the breakpoint is needed



- They can also be filtered so that only specific harts halt at the breakpoint


# Setting Breakpoints on Specific Harts

- While debugging right click on the breakpoint
- Select “Breakpoint Properties...”
- Note: breakpoint properties will reset between debug sessions



# Setting Breakpoints on Specific Harts

- Open the “Filter” heading
- All threads are selected by default, deselect the threads (harts) you don’t want to halt on the breakpoint





# **Demo PolarFire<sup>®</sup> SoC Start Up Sequence**



Project Explorer

- mpfs-blinky
  - Binaries
  - Includes
  - src
    - application
    - modules
    - platform
      - config
      - drivers
      - hal
        - mpfs\_hal
          - entry.S
          - mcall.h
          - mss\_clint.h
          - mss\_coreplex.h

entry.S

```
23 .option norvc
24 .section .text.init,"ax", %progbits
25 .globl reset_vector
26 .globl _start
27
28 reset_vector:
29 _start:
30 /* Setup trap handler */
31 la a4, trap_vector
32 csrw mtvec, a4                # initialise machine trap vector address
33 /* Make sure that mtvec is updated */
34 li
35 csrr a5, mtvec
36 bne a4, a5, 1b
37
38 /* Disable and clear all interrupts */
39 li a2, MSTATUS_MIE
40 csrw mstatus, a2            # clear interrupt enable bit
41 csrw mie, zero
42 csrw mip, zero
43 # mscratch must be init to zero- we are not using scratch memory
44 csrw mscratch, zero
45 csrw mcause, zero
46 csrw mepc, zero
47 li x1, 0
48 li x2, 0
49 li x3, 0
50 li x4, 0
51 li x5, 0
52
```

Registers

Name	Value
------	-------

Problems Tasks Console Terminal Search Debugger Console Debug

```
<terminated> PolarFire-SoC-Renode-emulation-platform [Program] /usr/bin/moro
10:00:21.1262 [DEBUG] machine-0: Disposing sysbus.i2c0.
10:00:21.1274 [DEBUG] machine-0: Disposing sysbus.i2c1.
10:00:21.1276 [DEBUG] machine-0: Disposing sysbus.envmData.
10:00:21.1280 [DEBUG] machine-0: Disposing sysbus.usb.
10:00:21.1290 [DEBUG] machine-0: Disposing sysbus.l2Lim.
10:00:21.1295 [DEBUG] machine-0: Disposing sysbus.e51DTim.
10:00:21.1296 [DEBUG] machine-0: Disposing sysbus.e51Hart0ITim.
10:00:21.1298 [DEBUG] machine-0: Disposing sysbus.u54Hart1ITim.
10:00:21.1300 [DEBUG] machine-0: Disposing sysbus.u54Hart2ITim.
10:00:21.1301 [DEBUG] machine-0: Disposing sysbus.u54Hart3ITim.
10:00:21.1303 [DEBUG] machine-0: Disposing sysbus.u54Hart4ITim.
10:00:21.1305 [DEBUG] machine-0: Disposing sysbus.ddr.
10:00:21.1306 [DEBUG] machine-0: Disposing sysbus.pcie0.
10:00:21.1316 [DEBUG] machine-0: Disposing sysbus.pcie1.
10:00:21.1325 [INFO] machine-0: Disposed.
```

Quick Access

Outline Expressions Disassembly PF\_SOC\_STARTUP.jpg 656x1504 pixels

file:///home/miv/Downloads/PF\_SOC\_STARTUP.jpg

entry.s

```
graph TD
    Start([_start]) --> SetIvec[Set Ivec]
    SetIvec --> DisableIRQs[Disable and clear IRQs]
    DisableIRQs --> InitRegs[Initialize registers]
    InitRegs --> EnableFPU[Enable FPU accelerator]
    EnableFPU --> CheckXLEN[Check X_LEN]
    CheckXLEN --> ReadHartID[Read hart ID]
```

Breakpoints

- entry.S [line: 168]
- entry.S [line: 186]
- system\_startup.c [line: 62]
- system\_startup.c [line: 162]
- system\_startup.c [line: 166]
- system\_startup.c [line: 170]
- system\_startup.c [line: 174]
- system\_startup.c [line: 178]


No details to display for the current selection.



**MPFS\_HAL\_FIRST\_HART**




# MPFS\_HAL\_FIRST\_HART




Here the harts will diverge and the main hart of the system will wake harts in use from WFI, the “MPFS\_HAL\_FIRST\_HART” value can be changed to determine which hart is the main hart.



# MPFS\_HAL\_FIRST\_HART



The “MPFS\_HAL\_FIRST\_HART” value is set to 0 by default to select the E51 as the main hart, this value can be changed to use a U54 hart as the main hart.






**MPFS\_HAL\_LAST\_HART**




# MPFS\_HAL\_LAST\_HART



The main hart will loop here turning on the harts being used in the system.

If harts aren't being used, the “MPFS\_HAL\_LAST\_HART” value can be changed to leave unused harts in “wfi” mode.

# MPFS\_HAL\_LAST\_HART



The “MPFS\_HAL\_LAST\_HART” value is set to 4 by default as harts without a defined function will be put into WFI mode from the weakly linked function.



# Agenda

---

- **The PolarFire® SoC Start Up Sequence**
- **Setting Breakpoints on Specific Harts**
- **Demo PolarFire® SoC Start Up Sequence**
- **MPFS\_HAL\_FIRST\_HART**
- **MPFS\_HAL\_LAST\_HART**

# Second Thursdays

---

- Mar. 12 - Webinar 11: Handling Binaries**
- April 9 - Webinar 12: Two Bare-Metal Applications on PolarFire® SoC**
- May 14 - Webinar 13: Linux® on Renode**
- June 11 - Webinar 14: Building Applications for Linux on PolarFire SoC**
- July 9 - Webinar 15: Real-Time (AMP Mode) on PolarFire SoC**





**Thank You**

**Any Questions?**

---