UG0638 User Guide SmartFusion2, IGLOO2, RTG4 SmartDebug Software v12.2

NOTE: PDF files are intended to be viewed on the printed page; links and cross-references in this PDF file may point to external files and generate an error when clicked. View the online help included with software to enable all linked content.







Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Fax: +1 (949) 215-4996 Email:

sales.support@microsemi.com www.microsemi.com

©2019 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners. Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Powerover-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

5-02-00638-5/08.19



Table of Contents

Table of Contents	2
Welcome to SmartDebug	4
Introduction to SmartDebug	
Use Models	
Supported Families, Programmers, and Operating Systems	
Supported Tools	
Getting Started with SmartDebug	6
Using SmartDebug	6
Running SmartDebug in Demo Mode	6
Create Standalone SmartDebug Project	7
Import from DDC File (created from Libero)	
SmartDebug User Interface	9
Programming Connectivity and Interface	11
Selecting Devices for Debug	14
View Device Status	14
Embedded Flash Memory (NVM) Content Dialog Box (SmartFusion2 and IGLOO2 Only	/) 16
Debugging	
Debug FPGA Array	
Hierarchical View	
Netlist View	
Live Probes	
Active Probes	
Probe Grouping (Active Probes Only)	
Memory Blocks	
Probe Insertion (Post-Layout)	
Event Counter	
Frequency Monitor	
FPGA Hardware Breakpoint Auto Instantiation	
User Clock Frequencies	
Pseudo Static Signal Polling	
Debug SERDES (SmartFusion2, IGLOO2, and RTG4)	
Debug SERDES – Loopback Test	
Debug SERDES – PRBS Test	
Debug SERDES – PHY Reset	65
SmartDebug Tcl Support	66
Frequently Asked Questions	67



Embedded Flash Memory (NVM) - Failure when Programming/Verifying	67
Analog System Not Working as Expected	67
ADC Not Sampling the Correct Value	67
How do I unlock the device security so I can debug?	68
How do I export a report?	68
How do I generate diagnostic reports for my target device?	68
How do I monitor a static or pseudo-static signal?	68
How do I force a signal to a new value?	69
How do I count the transitions on a signal?	70
How do I monitor or measure a clock?	71
How do I perform simple PRBS and loopback tests?	73
How do I read LSRAM or USRAM content?	
How do I change the content of LSRAM or USRAM?	74
How do I read the health check of the SERDES?	76
Where can I find files to compare my contents/settings?	76
What is a UFC file? What is an EFC file?	76
Is my FPGA fabric enabled?	77
Is my Embedded Flash Memory (NVM) programmed?	77
How do I display Embedded Flash Memory (NVM) content in the Client partition?	77
How do I know if I have Embedded Flash Memory (NVM) corruption?	77
Why does Embedded Flash Memory (NVM) corruption happen?	77
How do I recover from Embedded Flash Memory corruption?	77
What is a JTAG IR-Capture value?	78
What does the ECC1/ECC2 error mean?	78
What happens if invalid firmware is loaded into eNVM in SmartFusion2 devices?	78
Can I compare serialization data?	78
Can I tell what security options are programmed in my device?	78
How do I interpret data in the Device Status report?	78
How do I interpret data in the Flash Memory (NVM) Status Report?	79
Device Status Report	80
IDCode	
User Info	80
Device State	81
Factory Data	81



Welcome to SmartDebug

Introduction to SmartDebug

Design debug is a critical phase of FPGA design flow. Microsemi's SmartDebug tool complements design simulation by allowing verification and troubleshooting at the hardware level. SmartDebug provides access to non-volatile memory (eNVM), SRAM, SERDES, and probe capabilities. Microsemi SmartFusion2 System-on-chip (SoC) field programmable gate array (FPGA), IGLOO2 FPGA, and RTG4 FPGA devices have built-in probe logic that greatly enhance the ability to debug logic elements within the device. SmartDebug accesses the built-in probe points through the Active Probe and Live Probe features, which enables designers to check the state of inputs and outputs in real-time without re-layout of the design.

Use Models

SmartDebug can be run in the following modes:

- Integrated mode from the Libero Design Flow
- Standalone mode
- Demo mode

Integrated Mode

When run in integrated mode from Libero, SmartDebug can access all design and programming hardware information. No extra setup step is required. In addition, the Probe Insertion feature is available in Debug FPGA Array.

To open SmartDebug in the Libero Design Flow window, expand **Debug Design** and double-click **SmartDebug Design**.

Standalone Mode

SmartDebug can be installed separately in the setup containing FlashPro Express and Job Manager. This provides a lean installation that includes all the programming and debug tools to be installed in a lab environment for debug. In this mode, SmartDebug is launched outside of the Libero Design Flow. When launched in standalone mode, you must to go through SmartDebug project creation and import a Design Debug Data Container (DDC) file, exported from Libero, to access all debug features in the supported devices.

Note: In standalone mode, the Probe Insertion feature is not available in FPGA Array Debug, as it requires incremental routing to connect the user net to the specified I/O.

Demo Mode

Demo mode allows you to experience SmartDebug features (Active Probe, Live Probe, Memory Blocks, SERDES) without connecting a board to the system running SmartDebug.

Note: SmartDebug demo mode is for demonstration purposes only, and does not provide the functionality of integrated mode or standalone mode.

Note: You cannot switch between demo mode and normal mode while SmartDebug is running.

Standalone Mode Use Model Overview

In the main use model for standalone SmartDebug, the DDC file must be generated from Libero and imported into a SmartDebug project to obtain full access to the device debug features. Alternatively, SmartDebug can be used without a DDC file with a limited feature set.



Supported Families, Programmers, and Operating Systems

Programming and Debug: SmartFusion2, IGLOO2, and RTG4
Programmers: FlashPro3, FlashPro4, FlashPro5, FlashPro6
Operating Systems: Windows 7, Windows 10, RHEL 6.x, RHEL 7.x, Cent OS 6, and Cent OS 7

Supported Tools

The following table lists device family support for SmartDebug tools.

SmartDebug Support per Device Family	SmartFusion2	IGLOO2	RTG4
Live Probes	х	x	х
Active Probes	х	x	х
Memory Debug	х	x	x
Probe Insertion (available only through Libero flow)	х	x	x
View Flash Memory Content	х	x	
Debug SERDES	х	x	х
FPGA Hardware Breakpoint (Needs FHB Auto Instantiation)	х	x	x
Event Counter (Needs FHB Auto Instantiation)	х	x	x
Frequency Monitor (Needs FHB Auto Instantiation)	х	х	х

Note: "X" indicates the tool is supported.



Getting Started with SmartDebug

This topic introduces the basic elements and features of SmartDebug. If you are already familiar with the user interface, proceed to the Solutions to Common Issues Using SmartDebug or Frequently Asked Questions sections.

SmartDebug enables you to use JTAG to interrogate and view embedded silicon features and device status (FlashROM, Security Settings, Embedded Flash Memory (NVM)).

See Using SmartDebug for an overview of the use flow.

You can use the debugger to:

- Get device status and view diagnostics
- Use the Embedded Flash Memory Debug GUI to read out and compare your content with your original files

Using SmartDebug

The most common flow for SmartDebug is:

- 1. Create your design. You must have a FlashPro programmer connected to use SmartDebug.
- 2. Expand **Debug Design** and double-click **Smart Debug Design** in the Design Flow window. SmartDebug opens for your target device.
- 3. Click View Device Status to view the device status report and check for issues.
- 4. Examine individual silicon features, such as FPGA debug.

Running SmartDebug in Demo Mode

Demo mode allows you to experience SmartDebug features (Active Probe, Live Probe, Memory Blocks, SERDES) without connecting a board to the system running SmartDebug.

Note: SmartDebug demo mode is for demonstration purposes only, and does not provide the functionality of integrated mode or standalone mode.

Note: You cannot switch between demo mode and normal mode while SmartDebug is running.

If programming hardware is not detected when you invoke SmartDebug, you will see the following.



SmartDebug (DEMO MODE)	- 0	\times
<u>F</u> ile <u>V</u> iew <u>H</u> elp		
Device: M2S/M2GL010(T S TS) (M2GL010T)	Programmer: simulation (simulation)	Ţ
* SMARTDEBUG IS RU	NNING IN DEMO MODE *	
ID code read from device: HARDWARE NOT C	ONNECTED	
View Device Status	Debug FPGA Array	
View Flash Memory Content	Debug SERDES	
Log		
🔳 Messages 🛛 😣 Errors 🗼 Warnings 🌐 Info		

Figure 1 · SmartDebug in Demo Mode Example

See Also

Active Probes Live Probes Memory Blocks Debug SERDES - Loopback Test Debug SERDES - PRBS Test

Create Standalone SmartDebug Project

A Standalone SmartDebug project can be configured in two ways:

- Import DDC files exported from Libero
- Construct Automatically

From the SmartDebug main window, click **Project** and choose **New Project**. The Create SmartDebug Project dialog box opens.



Create	SmartDebug Projec	t			×
Name:	sdebug1				
Location:	C:/Users				
Constru	ct JTAG chain for the	project			
Conn	ected programmers:	S201YQST1V	•	Refresh	
					-
	mport DDC File: ade <u>.</u> Design debug data wil		srcs/RAM_Logical_V	/iew.ddc	
L	mport DDC File: ade <u>.</u> Design debug data wil	be imported with .	srcs/RAM_Logical_V	/iew.ddc	
L	Design debug data wil	be imported with .	srcs/RAM_Logical_V	/iew.ddc	
L	Design debug data wil	be imported with .	srcs/RAM_Logical_V	/iew.ddc	

Figure 2 · Create SmartDebug Project Dialog Box

Import from DDC File (created from Libero)

When you select the **Import from DDC File** option in the Create SmartDebug Project dialog box, the Design Debug Data of the target device and all hardware and JTAG chain information present in the DDC file exported in Libero are automatically inherited by the SmartDebug project. The programming file information loaded onto other Microsemi devices in the chain is also transferred to the SmartDebug project.

Debug data is imported from the DDC file (created through Export SmartDebug Data in Libero) into the debug project, and the devices are configured using data from the DDC file.

If the DDC version and software version are not compatible, project creation is not allowed, and you must run **Generate SmartDebug FPGA Array Data**. Then click **Export SmartDebug Data** to export a new DDC file and use it for project creation.

Construct Automatically

When you select the **Construct Automatically** option, a debug project is created with all the devices connected in the chain for the selected programmer. This is equivalent to Construct Chain Automatically in FlashPro.

Configuring a Generic Device

For Microsemi devices having the same JTAG IDCODE (i.e., multiple derivatives of the same Die—for example, M2S090T, M2S090TS, and so on), the device type must be configured for SmartDebug to enable relevant features for debug. The device can be configured by loading the programming file, by manually selecting the device using Configure Device, or by importing DDC files through Programming Connectivity and Interface. When the device is configured, all debug options are shown.

For debug projects created using Construct Automatically, you can use the following options to debug the devices:

- Load the programming file Right-click the device in Programming Connectivity and Interface.
- Import Debug Data from DDC file Right-click the device in Programming Connectivity and Interface.



The appropriate debug features of the targeted devices are enabled after the programming file or DDC file is imported.

Connected FlashPRO Programmers

The drop-down lists all FlashPro programmers connected to the device. Select the programmer connected to the chain with the debug device. At least one programmer must be connected to create a standalone SmartDebug project.

Before a debugging session or after a design change, program the device through Programming Connectivity and Interface.

See Also

Programming Connectivity and Interface View Device Status Export SmartDebug Data (from Libero)

SmartDebug User Interface

You can start standalone SmartDebug from the Libero installation folder or from the FlashPRO installation folder. **Windows:**

<Libero Installation folder>/Designer/bin/sdebug.exe

<FlashPRO Installation folder>/bin/sdebug.exe

Linux:

<Libero Installation folder>/ bin/sdebug

<FlashPRO Installation folder>/bin/sdebug



SmartDebug	
Project View Tools	
🗋 🚔 н 💩	
SmartDebug Projects New Open Recent Projects C:\SmartDebug\test\test5 C:\SmartDebug\test\test3 C:\SmartDebug\test\test2 C:\SmartDebug\test\test1	
Log	8 ×
Messages 😵 Errors 🗼 Warnings 👔 Info	

Figure 3 · Standalone SmartDebug Main Window

Project Menu

The Project menu allows you to do the following:

- Create new SmartDebug projects (Project > New Project)
- Open existing debug projects (Project > Open Project)
- Execute SmartDebug-specific Tcl scripts (Project > Execute Script)
- Export SmartDebug-specific commands to a script file (Project > Export Script File)
- See a list of recent SmartDebug projects (Project > Recent Projects).

Log Window

SmartDebug displays the Log window by default when it is invoked. To suppress the Log window display, click the View menu and toggle **View Log**.

The Log window has four tabs:

Messages - displays standard output messages

Errors – displays error messages

Warnings - displays warning messages

Info – displays general information

Tools Menu

The Tools menu includes Programming Connectivity and Interface and Programmer Settings options, which are enabled after creating or opening a SmartDebug project.



Programming Connectivity and Interface

To open the Programming Connectivity and Interface dialog box, from the standalone SmartDebug Tools menu, choose **Programming Connectivity and Interface**. The Programming Connectivity and Interface dialog box displays the physical chain from TDI to TDO.




Figure 4 · Programming Connectivity and Interface Dialog Box – Project created using Import from DDC File All devices in the chain are disabled by default when a standalone SmartDebug project is created using the **Construct Automatically** option in the Create SmartDebug Project dialog box.




Figure 5 · Programming Connectivity and Interface window – Project created using Construct Automatically The Programming Connectivity and Interface dialog box includes the following actions:

• Construct Chain Automatically - Automatically construct the physical chain.

Running Construct Chain Automatically in the Programming Connectivity and Interface removes all existing debug/programming data included using DDC/programming files. The project is the same as a new project created using the Construct Chain Automatically option.

- Scan and Check Chain Scan the physical chain connected to the programmer and check if it matches the chain constructed in the scan chain block diagram.
- Run Programming Action Option to program the device with the selected programming procedure.

When two devices are connected in the chain, the programming actions are independent of the device. For example, if M2S090 and M2GL010 devices are connected in the chain, and the M2S090 device is to be programmed and t

he M2GL010 device is to be erased, both actions can be done at the same time using the Run Programming Action option.

- Zoom In Zoom into the scan chain block diagram.
- **Zoom Out** Zoom out of the scan chain block diagram.



Hover Information

The device tooltip displays the following information if you hover your cursor over a device in the scan chain block diagram:

- **Name:** User-specified device name. This field indicates the unique name specified by the user in the Device Name field in Configure Device (right-click **Properties**).
- Device: Microsemi device name.
- Programming File: Programming file name.
- **Programming action:** The programming action selected for the device in the chain when a programming file is loaded.
- IR: Device instruction length.
- **TCK:** Maximum clock frequency in MHz to program a specific device; standalone SmartDebug uses this information to ensure that the programmer operates at a frequency lower than the slowest device in the chain.

Ф ТDO (2)	\$		м25050T 🍋 ты 🔅
	→ □ æ	M2S050T (2)	• 🛛 🗲
	Device:	M2S050T	
	File:		
	Programming action:		
	IR:	8	
	TCK:	10000000	-

Device Chain Details


The device within the chain has the following details:

- User-specified device name
- Device name
- Programming file name
- Programming action Select **Enable Device for Programming** to enable the device for programming. Enabled devices are green, and disabled devices are grayed out.

Right-click Properties

The following options are available when you right-click a device in the Programming Connectivity and Interface dialog box.





Set as Libero Design Device - The user needs to set Libero design device when there are multiple identical Libero design devices in the chain.

Configure Device - Ability to reconfigure the device.

- Family and Die: The device can be explicitly configured from the Family, Die drop-down.
- Device Name: Editable field for providing user-specified name for the device.

Enable Device for Programming - Select to enable the device for programming. Enabled devices are shown in green, and disabled devices are grayed out.

Load Programming File - Load the programming file for the selected device.

Select Programming Procedure/Actions- Option to select programming action/procedures for the devices connected in the chain.

- Actions: List of programming actions for your device.
- **Procedures**: Advanced option; enables you to customize the list of recommended and optional procedures for the selected action.

Import Debug Data from DDC File - Option to import debug data information from the DDC file.

Note: This option is supported when SmartDebug is invoked in standalone mode.

The DDC file selected for import into device must be created for a compatible device. When the DDC file is imported successfully, all current device debug data is removed and replaced with debug data from the imported DDC file.

The JTAG Chain configuration from the imported DDC file is ignored in this option.

If a programming file is already loaded into the device prior to importing debug data from the DDC file, the programming file content is replaced with the content of the DDC file (if programming file information is included in the DDC file).

Debug Context Save

Debug context refers to the user selections in debug options such as Debug FPGA Array, Debug SERDES, and View Flash Memory Content. In standalone SmartDebug, the debug context of the current session is saved or reset depending on the user actions in Programming Connectivity and Interface.

The debug context of the current session is retained for the following actions in Programming Connectivity and Interface:

- Enable Device for Programming
- Select Programming Procedure/Actions
- Scan and Check Chain
- Run Programming Action

The debug context of the current session is reset for the following actions in Programming Connectivity and Interface:

• Auto Construct – Clears all the existing debug data. You need to reimport the debug data from DDC file.



- Import Debug Data from DDC file
- Configure Device Renaming the device in the chain
- Configure Device Family/Die change
- Load Programming File

Selecting Devices for Debug

Standalone SmartDebug provides an option to select the devices connected in the JTAG chain for debug. The device debug context is not saved when another debug device is selected.

P	· 8			
M25/M2 M25/M2	2GL090(T[TS]TV) (M2GL090TS) 2GL090(T[TS]TV) (M2GL090TS) 2GL010(T[S]TS) (M2GL010TS) read from device: 1F8071CF	Programmer:	93536 (usb93536)	•
	View Device Status		Debug FPGA Array	
	View Flash Memory Content]	Debug SERDES	

View Device Status

Click **View Device Status** in the standalone SmartDebug main window to display the Device Status Report. The Device Status Report is a complete summary of IDCode, device certificate, design information, programming information, digest, and device security information. Use this dialog box to save or print your information for future reference.



Device Status: IDCode (read from the device	e) (HEX): 1f807	lcf		
Device Certificate				
Family:	Smart	Fusion2		
Die:		5090		
Design Information				
Design Name:		SYS_SERDES		
	um (HEX): 53AA			
Design Version		0		
Back Level:	0 age: 1.2V			
Operating volt Internal Oscilla		z		
Digest Information				
Fabric Digest (2634b094bc5aa066 78130fa81a31dcb45		
eNVM_0 Diges		13000b662a86aea6a 9034344d1a266241		
ARM CortexM3 ARM CortexM3 ARM CortexM3 ARM CortexM3 ARM CortexM3 ARM CortexM3 ARM CortexM3 Factory test m Power on resel System Contro Programming Information	access to eSRAM access to eSRAM access to eSRAM access to eNVM_C access to eNVM_C access to DDR bri access to DDR bri ode access: Allowe celay: 100m access to DDR bri ode access: Allowe	s	tected. tected. tected.	
Cycle count:	333			
VPP Range: Temp Range:	HIGH	(VPP >= 3.3V)		
*Algorithm Ver * Programmer		FlashPro 5		
* Software Ver		ro v11.6		
* Programming	Software: FlashP	ro		
	File Type: STAPL			
IOTE: * - The above Information is only r			hrough JTAG or SPI	Slave mode.

Figure 6 · Device Status Report

IdCode

IDCode read from the device under debug.

Device Certificate

Device certificate displays Family and Die information if device certificate is installed on the device.

If the device certificate is not installed on the device, a message indicating that the device certificate may not have been installed is shown.



Design Information

Design Information displays the following:

- Design Name
- Design Checksum
- Design Version
- Back Level (SmartFusion2 and IGLOO2 only)
- Operating Voltage (SmartFusion2 and IGLOO2 only)
- Internal Oscillator (SmartFusion2 and IGLOO2 only)

Digest Information

Digest Information displays Fabric Digest, eNVM_0 Digest and eNVM_1 Digest (for M2S090 and M2S150 devices only) computed from the device during programming. eNVM Digest is shown when eNVM is used in the design.

Device Security Settings

Note: For RTG4 devices, only Lock Bit information is displayed.

Device Security Settings indicate the following:

- Factory test mode access
- Power on reset delay
- System Controller Suspend Mode
- In addition, if custom security options are used, Device Security Settings indicate:
- User Lock segment is protected
- User Pass Key 1/2 encrypted programming is enforced for the FPGA Array
- User Pass Key 1/2 encrypted programming is enforced for the eNVM_0 and eNVM_1
- SmartDebug write access to Active Probe and AHB mem space
- SmartDebug read access to Active Probe, Live Probe & AHB mem space
- UJTAG access to fabric

Programming Information

Programming Information displays the following:

- Cycle Count
- VPP Range
- Temp Range
- Algorithm Version
- Programmer
- Software Version
- Programming Software
- Programming Interface Protocol
- Programming File Type

Embedded Flash Memory (NVM) Content Dialog Box (SmartFusion2 and IGLOO2 Only)

The NVM content dialog box is divided into two sections:

- View content of Flash Memory pages (as shown in the figure below)
- Check page status and identify if a page is corrupted or if the write count limit has exceeded the 10-year retention threshold



Choose the eNVM page contents to be viewed by specifying the page range (i.e., start page and the end page) and click **Read from Device** to view the values.

You must click Read from Device each time you specify a new page range to update the view.

Specify a page range if you wish to examine a specific set of pages. In the Retrieved Data View, you can enter an Address value (such as 0010) in the Go to Address field and click the corresponding button to go directly to that address. Page Status information appears to the right.

Contents of Page Status

- ECC1 detected and corrected
- ECC2 detected
- Write count of the page
- If write count has exceeded the threshold
- If the page is used as ROM (first page lock)
- Overwrite protect (second page lock)
- Flash Freeze state (deep power down)

tetrieve Flash Memory Content f	rom Device:																			
Select <page range=""> •</page>		2	Read from	Device																
Start Page: 10		(address 0	x500)																	
End Page: 20		(11 pages,	1408 byte	s)																
itest Content Retrieved from Detrieved Content: from Page 10 to		8 bytes startin	ig from add	iress OxS	00												Man.	lan 18 16:41	155 2016	
en Al Page Status		Go to Addres	s (hex):				Go	I												
atus for Page #10:											Co	ntent							_	
		Page Numbe	r Address	-	1.1	1 2	1.1	1.4	1.0	1.7			1 0	1.1	1 .	Lc	1 0	1 0	1 6	-
		Page Numbe	r Address 00500	0	1 F6	02	3	91	42	6 08	D1	03	9 F8	A 98	20	42	0 F4	е 80	F 71	
on recoverable data error detected:		_		4		-	3 02 10	-	-		7	8	_		_	-	and property lies	of the party little	-	
on recoverable data error detected: htte counter over threshold: htte count:	False False 152	10	00500	4F C3	F6	02		91	42	06	7 D1	8 D3	F8	98	20	42	F4	80	71	
ion recoverable data error detected: inte counter over threshold: inte count: be as ROM: hoerwrite Protect:	False False 152 Off Not set	10	00500	0 ∉ €	F6 F8	02 98	10	91 D3	42 78	06 98	7 D1 60	8 D3 25	F8 F0	98 80	20 65	42 C3	F4 F8	80 98	71 50	
ion recoverable data error detected: inte counter over threshold: inte count: be as ROM: hoerwrite Protect:	False False 152 Off	10 10 10	00500 00510 00520	0 ∉ € ₽₽	F6 F8 F6	02 98 00	10 53	91 D3 CE	42 F8 F2	06 98 00	7 D1 60 03	8 D3 25 SD	F8 F0 69	98 80 45	20 65 F4	42 C3 00	F4 F8 70	80 98 58	71 50 61	
ion recoverable data error detected: Nite counter over threshold: Vinte count: Joe as RCM: Dierwrite Protect:	False False 152 Off Not set	10 10 10 10	00500 00510 00520 00530	0 4F C3 4E FF D6	F6 F8 F6 F7	02 98 00 2E	10 53 F#	91 D3 CE 40	42 F8 F2 F2	06 98 00 84	7 D1 60 03 63	8 03 25 50 00	F8 F0 69 F2	98 80 45 00	20 65 F4 03	42 C3 00 00	F4 F8 70 22	80 98 58 D1	71 50 61 18	
ion recoverable data error detected: Wite counts over threshold: Wite count: los as RCM: verwrite Protect:	False False 152 Off Not set	10 10 10 10	00500 00510 00520 00530 00540	0 4 € FF D6 82	F6 F8 F6 F7 58	02 98 00 25 40	10 53 FF 68	91 D3 CE 40 08	42 78 72 72 72 32	06 98 00 84 00	7 D1 60 03 63 18	8 D3 25 50 C0 35	F8 F0 69 F2 60	98 80 45 00 D1	20 65 F4 03 58	42 C3 00 00 46	F4 F8 70 22 68	80 98 58 D1 08	71 50 61 18 32	
ion recoverable data error detected: inte counter over threshold: inte count: be as ROM: hoerwrite Protect:	False False 152 Off Not set	10 10 10 10 10 10	00500 00510 00520 00530 00540 00550	0 4F C3 4€ PF D6 82 00	F6 F8 F6 F7 58 F5	02 98 00 25 40 A0	10 53 FF 68 7F	91 D3 CE 40 08 0E	42 F8 F2 F2 32 60	06 98 00 84 00 F2	7 D1 60 03 63 18 D1	8 03 25 50 00 35 84	F8 F0 69 F2 60 F5	98 80 45 00 D1 E0	20 65 F4 03 58 2F	42 C3 00 00 46 09	F4 F8 70 22 68 D3	80 98 58 D1 08 42	71 50 61 18 32 F2	
Recoverable ECC1 error detected: Kon-ecoverable data error detected: Wite countor over detected: Wite countor over threshold: Wite and ECC Base and ECC Determine Products Reshiftmene state:	False False 152 Off Not set	10 10 10 10 10 10 10	00500 00510 00520 00530 00540 00550 00560	0 4 C3 4€ PF D6 B2 00 FB	F6 F8 F6 F7 58 F5 01	02 98 00 2E 40 A0 C4	10 53 FF 68 7F F2	91 D3 CE 40 08 08 02	42 F8 F2 F2 52 60 01	06 98 00 84 00 F2 01	7 D1 60 03 63 18 D1 24	8 D3 25 50 C0 35 B4 0C	F8 F0 69 F2 60 F5 60	98 80 45 00 D1 E0 4A	20 65 F4 03 58 2F 68	42 C3 00 00 46 09 12	F4 F8 70 22 68 D3 F0	80 98 58 D1 08 42 02	71 50 61 18 32 F2 0F	

Figure 7 · Flash Memory Dialog Box for a SmartFusion2 Device (SmartDebug)

The page status gets updated when you:

- Click Page Range
- Click a particular cell in the retrieved eNVM content table
- Scroll pages from the keyboard using the Up and Down arrow keys
- Click Go to Address (hex)

The retrieved data table displays the content of the page range selection. If content cannot be read (for example, pages are read-protected, but security has been erased or access to eNVM private sectors), Read from Device reports an error.

Click View Detailed Status for a detailed report on the page range you have selected.

For example, if you want to view a report on pages 1-3, set the Start Page to 1, set the End Page to 3, and click **Read from Device**. Then click **View Detailed Status**. The figure below is an example of the data for a specific page range.



from Page 1 to Page 3, 384 bytes starting from	address 0x80 as of Thu J	lan 07 14:49:29 2016	Save 🖉 🚰 Print
Page Status Summary [Page 1 to 3]			
Total number of pages with ECC. Total number of pages with write FlashMemory Check PASSED for [Page 1 to 3]			
Flash Memory Page Status [Page 1 to 3]			
Non recoverable Write counter o Write count: Use as ROM: Overwrite Prote FlashFreeze sta	e data error detected: Fr ver threshold: Fr 3 o ect: N	alse	correct due to OEPB is not set.
FlashMemory Page #2:	C1 error detected: Fa	alse	
Non recoverable Write counter o Write count: Use as ROM: Overwrite Prote	e data error detected: Fa ver threshold: Fa 3 0 ect: N	alse alse 3 *** This value may be in ff ot set	correct due to OEPB is not set.
FlashFreeze sta FlashMemory Page #3:	ite: Fa	alse	
Recoverable EC	e data error detected: Fr wer threshold: Fr 3 0 ect: N	alse	correct due to OEPB is not set.

Figure 8 · Flash Memory Details Dialog Box (SmartDebug)



Debugging

Debug FPGA Array

In the Debug FPGA Array dialog box, you can view your Live Probes, Active Probes, Memory Blocks, and Insert Probes (Probe Insertion).

The Debug FPGA Array dialog box includes the following four tabs:

- Live Probes
- <u>Active Probes</u>
- Memory Blocks
- Probe Insertion

It also includes the FPGA Hardware Breakpoint (FHB) controls, consisting of the following tabs:

- "Event Counter" on page 38
- "Frequency Monitor" on page 41
- "User Clock Frequencies" on page 52

Hierarchical View

The Hierarchical View lets you view the instance level hierarchy of the design programmed on the device and select the signals to add to the Live Probes, Active Probes, and Probe Insertion tabs in the Debug FPGA Array dialog box. Logical and physical Memory Blocks can also be selected.

- Instance Displays the probe points available at the instance level.
- **Primitives** Displays the lowest level of probeable points in the hierarchy for the corresponding component —i.e., leaf cells (hard macros on the device).

You can expand the hierarchy tree to see lower level logic.

Signals with the same name are grouped automatically into a bus that is presented at instance level in the instance tree.

The probe points can be added by selecting any instance or the leaf level instance in the Hierarchical View. Adding an instance adds all the probe able points available in the instance to Live Probes, Active Probes, and Probe Insertion.






Figure 9 · Hierarchical View



Search

In Live Probes, Active Probes, Memory Blocks, and the Probe Insertion UI, a search option is available in the Hierarchical View. You can use wildcard characters such as * or ? in the search column for wildcard matching.

Probe points of leaf level instances resulting from a search pattern can only be added to Live Probes, Active Probes, and the Probe Insertion UI. You cannot add instances of search results in the Hierarchical View.

Netlist View

The Netlist View displays a flattened net view of all the probe-able points present in the design, along with the associated cell type.



Filter:	Sear	ch
Vet(s):	Add	1
Name	Туре	-
count_0_q[0]:count_0/q[0]:Q	DFF	
count_0_q[10]:count_0/q[10]:Q	DFF	
count_0_q[11]:count_0/q[11]:Q	DFF	
count_0_q[12]:count_0/q[12]:Q	DFF	
count_0_q[13]:count_0/q[13]:Q	DFF	
count_0_q[14]:count_0/q[14]:Q	DFF	
count_0_q[15]:count_0/q[15]:Q	DFF	
count_0_q[16]:count_0/q[16]:Q	DFF	
count_0_q[17]:count_0/q[17]:Q	DFF	
count_0_q[18]:count_0/q[18]:Q	DFF	
count_0_q[19]:count_0/q[19]:Q	DFF	
count_0_q[1]:count_0/q[1]:Q	DFF	
count_0_q[2]:count_0/q[2]:Q	DFF	
count_0_q[3]:count_0/q[3]:Q	DFF	
count_0_q[4]:count_0/q[4]:Q	DFF	
count_0_q[5]:count_0/q[5]:Q	DFF	
count_0_q[6]:count_0/q[6]:Q	DFF	
count_0_q[7]:count_0/q[7]:Q	DFF	
count_0_q[8]:count_0/q[8]:Q	DFF	
count_0_q[9]:count_0/q[9]:Q	DFF	4

Figure 10 · Netlist View

Search

A search option is available in the Netlist View for Live Probes, Active Probes, and Probe Insertion. You can use wildcard characters such as * or ? in the search column for wildcard matching.

Live Probes

Live Probes is a design debug option that uses non-intrusive real time scoping of up to two probe points with no design changes.



The Live Probes tab in the Debug FPGA Array dialog box displays a table with the probe names and pin types.

Note: SmartFusion2 and IGLOO2 support two probe channels, and RTG4 supports one probe channel.

SmartFusion2 and IGLO02

Two probe channels (ChannelA and ChannelB) are available. When a probe name is selected, it can be assigned to either ChannelA or ChannelB.

You can assign a probe to a channel by doing either of the following:

- Right-click a probe in the table and choose Assign to Channel A or Assign to Channel B.
- Click the **Assign to Channel A** or **Assign to Channel B** button to assign the probe selected in the table to the channel. The buttons are located below the table.

When the assignment is complete, the probe name appears to the right of the button for that channel, and SmartDebug configures the ChannelA and ChannelB I/Os to monitor the desired probe points. Because there are only two channels, a maximum of two internal signals can be probed simultaneously.

Click the **Unassign Channels** button to clear the live probe names to the right of the channel buttons and discontinue the live probe function during debug.

Note: At least one channel must be set; if you want to use both probes, they must be set at the same time.

	FPGA Array debug data	
View Netlist View	Live Probes Active Probes Memory Blocks	
ilter: Search		Delete All
et(s): Add		Name
Inst_CLK0_Top/Inst_CLK(:Inst_CLK0_Top/Inst_CLK0_B2/Inst_CLK0_B3/Inst_CLK0_B4/Inst_CLK0_B3	Assign to Channel A Assign to Channel B
Inst_CLK0_Top/Inst_CLK(
Inst_CLK0_Top/Inst_CLK(Inst_CLK0_Top/Inst_CLK(۲ III	
Inst_CLK0_Top/Inst_CLK(Assign to Channel A ->	
Inst_CLK0_Top/Inst_CLK(Assign to Channel B ->	
Inst_CLK0_Top/Inst_CLK(+	Unassign Channels	

Figure 11 · Live Probes Tab (SmartFusion2 and IGLOO2) in SmartDebug FPGA Array Dialog Box

RTG4

One probe channel (Probe Read Data Pin) is available for RTG4 for debug. When a probe name is selected, it can be assigned to the Probe Channel (Probe Read Data Pin).

You can assign a probe to a channel by doing either of the following:

- Right-click a probe in the table and choose Assign to Probe Read Data Pin.
- Click the **Assign to Probe Read Data Pin** button to assign the probe selected in the table to the channel. The button is located below the table.

Click the **Unassign probe read data pin** button to clear the live probe name to the right of the channel button and discontinue the live probe function during debug.

The Active Probes READ/WRITE overwrites the settings of Live Probe channels (if any).



Active Probes Selection	× FPGA Array debug data	
lierarchical View Netlist View	Live Probes Active Probes Memory Blocks	
ilter: Search		Delete Delete All
nstance(s): Add	Name	Туре
Instance Tree	LED_ctrl_0/pb1_reg1:LED_ctrl_0/pb1_reg1:Q	DFF
▲ == LED_ctrl_0	LED_ctrl_0/pb1_reg2:LED_ctrl_0/pb1_reg2:Q Ass	ign to probe read data pin
 Primitives p- counter pb1_reg1 	LED_ctrl_0/pb2_reg1:LED_ctrl_0/pb2_reg1:Q	DFF
 pb1_reg2 pb2_reg1 pb2_reg2 rot_ft rot_rgt 	LED_ctrl_0/pb2_reg2:LED_ctrl_0/pb2_reg2:Q	DFF
₽ . ₽ rot_rgt	Assign to probe read data pin -> Unassign probe read data pin	

Figure 12 · Live Probes Tab (RTG4) in SmartDebug FPGA Array Dialog Box

Supported Families

SmartFusion2 IGLOO2 RTG4

Live Probes in Demo Mode

You can assign and unassign Live Probes ChannelA and ChannelB in Demo Mode.

Active Probes

Active Probes is a design debug option to read and write to one or many probe points in the design through JTAG.

In the left pane of the Active Probes tab, all available Probe Points are listed in instance level hierarchy in the Hierarchical View. All Probe Names are listed with the Name and Type (which is the physical location of the flip-flop) in the Netlist View.

Select probe points from the Hierarchical View or Netlist View, right-click and choose **Add** to add them to the Active Probes UI. You can also add the selected probe points by clicking the **Add** button. The probes list can be filtered with the Filter box.



Active Probes Selection	# ×	FPGA A	ray deb	un data							
						_					
Herarchical View Netlist View		Live	Probes	Active	Probes	Memory	Blocks Probe	Insertion			
Filter:	Search	•	-	+ +		Save	Load		Delete	Dele	te Al
Vet(s):	Add	Nam	ie				Type	Read Va	lue	Write Valu	ie .
e of she			SERDES	Debug_0	MS_R	EADY_int:Q	DFF	1			
Name	*		SERDES	Debug_0	tro	dk_base:Q	DFF	1			•
B_DOUT_c[7:0]			SERDES	Debug_0	eset	p_rcosc:Q	DFF	1		1	
Fabric_Debug_0/count_0_coutA[7:0]		1 × 1	Fabric_D	ebug_0/c	ount_0	_coutA[7:0]	Dete	8hE7		8ħ	
Fabric_Debug_0/count_0_cout8(7:0) Fabric_Debug_0/count_chk_0/cin_chk[7:0]			Fabric_D	ebug_0/c	ount_0	_cout8[7:0]	DFF	8764		8'h	
SRDES_Debug0N5400;SRDES_Debug_ SRDES_Debug0N5404;SRDES_Debug_ SRDES_Debug0N5404;SRDES_Debug_ SRDES_Debug0ND_DRMO0.CORECONF SRDES_Debug0ND_DRMO0.CORECONF SRDES_Debug0ND_DRMO0.CORECONF SRDES_Debug0ND_DRMO0.CORECONF SRDES_Debug0ND_DRMO0.CORECONF SRDES_Debug0ND_DRMO0.CORECONF SRDES_Debug0ND_DRMO0.CORECONF SRDES_Debug0ND_DRMO0.CORECONF SRDES_Debug0ND_DRMO0.CORECONF SRDES_Debug0ND_DRMO0.CORECONF SRDES_Debug0ND_DRMO0.CORECONF SRDES_Debug0ND_DRMO0.CORECONF SRDES_Debug0ND_DRMO0.CORECONF SRDES_Debug0ND_DRMO0.CORECONF	0.55. DEMO_0_CORER 0.50. DEMO_0_CORER 100. D.INT_DONE_g1:5 100. 0.INT_DONE_g2:5 100. 0.50F_RELEASED 100. 0.50										
CEDDES Dates AIRD DEMD & CODECOME	NO A CAPT DECET E:			Read Activ	re Probe	es Sav	e Active Probes' D	ata	Write Activ	e Probes	

Figure 13 · Active Probes Tab in SmartDebug FPGA Array Dialog Box

When you have selected the desired probe, points appear in the Active Probe Data chart and you can read and write multiple probes (as shown in the figure below).

You can use the following options in the Write Value column to modify the probe signal added to the UI:

- Drop-down menu with values '0' and '1' for individual probe signals
- Editable field to enter data in hex or binary for a probe group or a bus



Ime Type Read Value Write Value SERDES_Debug_0MS_READY_int:Q DFF 1 0 SERDES_Debug_0t_n_dk_base:Q DFF 1 0 SERDES_Debug_0eset_n_rcosc:Q DFF 1 1 Fabric_Debug_0/count_0_coutA[7:0] DFF 8'hE7 8'h Fabric_Debug_0/count_0_coutB[7:0] DFF 8'hB4 8'h Fabric_Debug_0/ck_0/cin_chk[7:0] DFF 8'h94 8'h	•	- + + Save	Load	Delete	Delete All
SERDES_Debug_0t_n_dk_base:Q DFF 1 0 SERDES_Debug_0eset_n_rcosc:Q DFF 1 1 Fabric_Debug_0/count_0_coutA[7:0] DFF 8'hE7 8'h Fabric_Debug_0/count_0_coutB[7:0] DFF 8'hB4 8'h	m	e	Туре	Read Value	Write Value
SERDES_Debug_0eset_n_rcosc:Q DFF 1 0 Fabric_Debug_0/count_0_coutA[7:0] DFF 8'hE7 8'h Fabric_Debug_0/count_0_coutB[7:0] DFF 8'hB4 8'h	S	ERDES_Debug_0MS_READY_int:C	Q DFF	1	
SERDES_Debug_0eset_n_rcosc:Q DFF 1 1 Fabric_Debug_0/count_0_coutA[7:0] DFF 8'hE7 8'h Fabric_Debug_0/count_0_coutB[7:0] DFF 8'hB4 8'h	S	ERDES_Debug_0t_n_dk_base:Q	DFF	1	
Fabric_Debug_0/count_0_coutA[7:0] DFF 8'hE7 8'h Fabric_Debug_0/count_0_coutB[7:0] DFF 8'hB4 8'h	S	ERDES_Debug_0eset_n_rcosc:Q	DFF	1	
	F	abric_Debug_0/count_0_coutA[7:0]] DFF	8'hE7	
Fabric_Debug_0/ck_0/cin_chk[7:0] DFF 8'h94 8'h	F	abric_Debug_0/count_0_coutB[7:0]] DFF	8'hB4	8'h
	F	abric_Debug_0/ck_0/cin_chk[7:0]	DFF	8'h94	8'h

Figure 14 · Active Probes Tab - Write Value Column Options

Supported Families

SmartFusion2 IGLOO2 RTG4

Active Probes in Demo Mode

In demo mode, a temporary probe data file with details of current and previous values of probes added in the active probes tab is created in the designer folder. The write values of probes are updated to this file, and the GUI is updated with values from this file when you click Write Active Probes. Data is read from this file when you click Read Active Probes. If there is no existing data for a probe in the file, the read value displays all 0s. The value is updated based on your changes.

Probe Grouping (Active Probes Only)

During the debug cycle of the design, designers often want to examine the different signals. In large designs, there can be many signals to manage. The Probe Grouping feature assists in comprehending multiple signals as a single entity. This feature is applicable to Active Probes only. Probe nets with the same name are automatically grouped in a bus when they are added to the Active Probes tab. Custom probe groups can also be created by manually selecting probe nets of a different name and adding them into the group.

The Active Probes tab provides the following options for probe points that are added from the Hierarchical View/Netlist View:

• Display bus name. An automatically generated bus name cannot be modified. Only custom bus names can be modified.



- Expand/collapse bus or probe group
- Move Up/Down the signal, bus, or probe group
- Save (Active Probes list)
- Load (already saved Active Probes list)
- Delete (applicable to a single probe point added to the Active Probes tab
- Delete All (deletes all probe points added to the Active Probes tab)
- In addition, the context (right-click) menu provides the following operations:
 - o Create Group, Add/Move signals to Group, Remove signals from Group,
 - o Ungroup
 - o Reverse bit order, Change Radix for a bus or probe group
 - o Read, Write, or Delete the signal or bus or probe group

FPGA Array debug data Live Probes Active Probes Memory Blocks Probe Insertion + ŧ ÷ Save... Load... Delete Delete All Name Read Value Write Value Туре SERDES_Debug_0...MS_READY_int:Q DFF 1 1 SERDES_Debug_0...t_n_dk_base:Q DEF 0 • 1 SERDES_Debug_0...eset_n_rcosc:Q DFF 1 • Fabric_Debug_0/c...k_0/cin_chk[7:0] DFF 8'hBE 8'h Fabric_Debug_0...0/cin_chk[7]:Q DFF 1 • • Fabric_Debug_0...0/cin_chk[6]:Q DFF 0 Fabric_Debug_0...0/cin_chk[5]:Q DFF 1 * Fabric_Debug_0...0/cin_chk[4]:Q DFF 1 * Fabric_Debug_0...0/cin_chk[3]:Q DFF 1 Fabric_Debug_0...0/cin_chk[2]:Q DFF • 1 Fabric_Debug_0...0/cin_chk[1]:Q DFF 1 • Fabric_Debug_0...0/cin_chk[0]:Q DFF 0 • group1[1:0] 2'h2 2'h Fabric_Debug_0...0/cin_chk[1]:Q DFF 1 • * Fabric_Debug_0...0/cin_chk[0]:Q DFF 0 4 group2[1:0] 2'h3 2h Fabric_Debug_0...0/cin_chk[5]:Q DFF * 1 Fabric_Debug_0...0/cin_chk[4]:Q DFF 1 • **Read Active Probes** Save Active Probes' Data... Write Active Probes



- Green entries in the "Write Value" column indicate that the operation was successful.
- Blue entries in the "Read Value" column indicate values that have changed since the last read.



Context Menu of Probe Points Added to the Active Probes UI

When you right-click a signal or bus, you will see the following menu options: For individual signals that are not part of a probe group or bus:

- Read
- Write
- Delete
- Poll

S

- Create Group
- Add to Group
- Move to Group

Read Delete	
Poll Create Group	
Add to Group	
Move to Group	

For individual signals in a probe group:

- Read
- Delete
- Poll
- Create Group
- Add to Group
- Move to Group
- Remove from Group

	count_0_q[7]:count_0/q[7]:Q		
	count_0_q[6]:count_0/q[6]:Q	Read	
	count_0_q[5]:count_0/q[5]:Q	Delete	
	count_0_q[4]:count_0/q[4]:Q	D-11	
	SYS_SERDES_sb_0/CORECONFIGP_0/soft_reset_reg[12SERDES_	Poll	_reg[12]:
SY	S_SERDES_sb_0/CORECONFIGP_0/soft_reset_reg[14:8,6:2,0]	Create Group	
	SYS_SERDES_sb_0/CORECONFIGP_0/soft_reset_reg[14SERDES_	Add to Group	_reg[14]:
	SYS_SERDES_sb_0/CORECONFIGP_0/soft_reset_reg[13SERDES_	Move to Group	reg[13]:
	SYS_SERDES_sb_0/CORECONFIGP_0/soft_reset_reg[12SERDES_	Remove from Group	reg[12]:

For individual signals in a bus:

- Read
- Delete
- Poll
- Create Group
- Add to Group



count_0_q[19]:count_0/q[19]:Q	
count_0_q[18]:count_0/q[18]:Q	
count_0_q[17]:count_0/q[17]:Q	Read
count_0_q[16]:count_0/q[16]:Q	Delete
count_0_q[15]:count_0/q[15]:Q	Poll
count_0_q[14]:count_0/q[14]:Q	Create Group
count_0_q[13]:count_0/q[13]:Q	1000 C 1000 C 1000 C 1000
count_0_q[12]:count_0/q[12]:Q	Add to Group
count_0_q[11]:count_0/q[11]:Q	
count_0_q[10]:count_0/q[10]:Q	

For a bus:

- Delete
- Reverse Bit Order
- Change Radix to Binary
- Poll
- Create Group

count_0_q[19]:count_0/q[19]:Q	Delete
count_0_q[18]:count_0/q[18]:Q	Reverse Bit Order
count_0_q[17]:count_0/q[17]:Q	
count_0_q[16]:count_0/q[16]:Q	Change Radix to Binary
count_0_q[15]:count_0/q[15]:Q	Poll
count_0_q[14]:count_0/q[14]:Q	Create Group
count_0_q[13]:count_0/q[13]:Q	
count_0_q[12]:count_0/q[12]:Q	
count_0_q[11]:count_0/q[11]:Q	

For a probe group:

- Delete
- Reverse Bit Order
- Change Radix to Binary
- Poll
- Create Group
- Ungroup



1.200	count_0_q[2]:count_0/q[2]:Q	Delete	
	count_0_q[1]:count_0/q[1]:Q	Reverse Bit Order	
	count_0_q[0]:count_0/q[0]:Q	Change Radix to Binary	
	count_0_q[6]:count_0/q[6]:Q	Change Radix to binary	
-04	count_0_q[5]:count_0/q[5]:Q	Poll	
SYS_SERDES_sb_0/CoreAHBLite_0/ma		Create Group	[15:7,
	SYS_SERDES_sb_0/CoreAHBLite_0	Ungroup	16/ma
	SYS_SERDES_sb_0/CoreAHBLite_0/ma	atrix4x16/mastersite_U/matrix	4x16/ma
	SYS_SERDES_sb_0/CoreAHBLite_0/ma	atrix4x16/mastersite_0/matrix	4x 16/ma

Differences Between a Bus and a Probe Group

A bus is created automatically by grouping selected probe nets with the same name into a bus. A bus *cannot* be ungrouped.

A Probe Group is a custom group created by adding a group of signals in the Active Probes tab into the group. The members of a Probe Group are not associated by their names. A Probe Group *can* be ungrouped.

In addition, certain operations are also restricted to the member of a bus, whereas they are allowed in a probe group.

The following operations are not allowed in a bus:

- Move to Group: Moving a signal to a probe group
- Remove from Group: Removing a signal from a probe group

Memory Blocks

The Memory Blocks tab in the Debug FPGA Array dialog box shows the hierarchical view of all memory blocks in the design. The depth and width of blocks shown in the logical view are determined by the user in SmartDesign, RTL, or IP cores using memory blocks.

Notes:

- RAM is not accessible to the user when SmartDebug is accessing RAM blocks.
- RAM is not accessible to the user during a read or write operation.
 - o During a single location write, the RAM block is not accessible. If multiple locations are written, the RAM block is accessed and released for each write.
 - When each write is completed, access returns to the user, so the access time is a single write operation time.

The example figure that follows shows the hierarchical view of the Memory Blocks tab. You can view logical

blocks and physical blocks. Logical blocks are shown with an L (¹), and physical blocks are shown with a P (



🗞 Debug FPGA Array	>
	PPGA Array debug data Uve Probes Active Probes Memory Blocks Probe Insertion User Design Memory Block: Data Width: Port Used: Read Block Save Block Data Write Block
Help	Cose

Figure 16 · Memory Blocks Tab - Hierarchical View

You can only select one block at a time. You can select and add blocks in the following ways:

• Right-click the name of a memory block and click Add as shown in the following figure.

Filter: Search Memory Blocks: Select Instance Tree Oracle Tree This Tree Point Tree This Tree Point Tree This Tree Point Tree This Tree Point Tree The Tree<	
	•

Figure 17 · Adding a Memory Block

- Click on a name in the list and then click Select.
- Select a name, drag it to the right, and drop it into the Memory Blocks tab.
- Enter a memory block name in the Filter box and click Search or press Enter. Wildcard search is supported.

Note: Only memory blocks with an L or P icon can be selected in the hierarchical view.

Memory Block Fields

The following memory block fields appear in the Memory Blocks tab.

User Design Memory Block

The selected block name appears on the right side. If the block selected is logical, the name from top of the block is shown.



Data Width

If a block is logical, the depth and width is retrieved from each physical block, consolidated, and displayed. If the block is physical, the width is 9-bits, and the depth is 128 for uSRAM blocks and 2048 for LSRAM blocks.

Port Used

This field is displayed only in the logical block view. Because configurators can have asymmetric ports, memory location can have different widths. The port shown can either be Port A or Port B. For TPSRAM, where both ports are used for reading, Port A is used. This field is hidden for physical blocks, as the values shown will be irrespective of read ports.

The following figure shows the Memory Blocks tab fields for a logical block view.

😵 Debug FPGA Array	- 🗆 🗙
J =	
Memory Blocks Selection 6 × Filter: Search Memory Blocks: Select	FPGA Array debug data Live Probes Active Probes Memory Blocks Probe Insertion User Design Memory Block: mem Depth X Width: 2048 X 32
Instance Tree Tender Tender Tender Tender Tender Tender Tender Tender Tender Tender Tender Tender Tender Tender Tender Tender Tender Tender Tender	Port Used: Port A
Help	Close

Figure 18 · Memory Blocks Tab Fields for Logical Block View

The following figure shows the Memory Blocks tab fields for a physical block view.

mory Blocks Selection	8 ×	FPGA Array debug data
Filter: Memory Blocks:	Search Select	Uve Probes Active Probes Memory Blocks Probe Insertion User Design Memory Block: mem/mem_mem_0_0/INST_RAM1K20_JP Depth X Width: 2048 X 10
Instance Tree		

Figure 19 · Memory Blocks Tab Fields for Physical Block View

Read Block

Memory blocks can be read once they are selected. If the block name appears on the right-hand side, the Read Block button is enabled. Click **Read Block** to read the memory block.



Logical Block Read

A logical block shows three fields. User Design Memory Block and Depth X Width are read only fields, and the Port Used field has options. If the design uses both ports, Port A and Port B are shown under options. If only one port is used, only that port is shown.

Temory Blocks Selection 🛛 🗗 🗙	EDCA Arr	iy debug da	60 C															
Filter: Search Memory Blocks: Select Instance Tree	Live Pr	obes Ac esign Memor (Width:	tive Probes	Memor mem 2048 X 32 Port A		Probe Ins	ertion											
8 S mem 8 S mem_mem_0_0		0	1	2	3	4	5	6	7	8	9	A	8	c	D	E	F	-
Primitives INST_RAMIK20_IP	0000	AEB66D SC	882F8D00	DF30E8F1	F4823A29	76686887	7EEF558A	C835E450	55A6A785	2718008A	297E96D3	896819AC	D30E77C7	30C07206	62317005	39A868FD	A1162D5	-
S mem_mem_0_1 B Primitives DIST_RAM1k20_IP	0010	AA1E3487	10130DEC	803128EA	FOB4EBBC	89CF8849	9AEASA66	59E2F88A	33AD6DCF	49988804	E4A8F39E	240382FE	F76CF380	29660308	883F6516	68D0CEEE	7762586	0
B mem_mem_0_2 E B Primitives	0020	012A7779	8281438F	DBSSF SEE	ED013E69	CS41FBD6	AF38A8D0	DFEBC883	44F2A410	36716108	D986E8DC	ADECESZ	2 D95D6D10	SOF 707C8	78883368	237288 1A	62CD401	E
INST_RAMIK20_IP B mem_mem_0_3	0030	DEFEEC93	0EDAC154	C4E 1E628	0AE257A4	3818F60F	91FD6028	D689F281	014CED76	08CC13EB	34808000	F02EB870	4F86D34E	BAA44678	7F47FB9E	322FE87C	0843719	0
B Primitives DIST_RAMIK20_IP	0040	3E13006C	22169358	D3A1CEA	68 10 2808	AE4FA47C	DE 703809	SOAS28F1	0181116D	E5637FB3	A2F5C501	C8756D70	D846A170	1E3FBC9E	85994EDF	2EA72120	61F2E41	,
							Read	Block	Save Block	Data	Write Blo	dk .						
1																		_

Figure 20 · Logical Block Read

The data shown is in Hexadecimal format. In the example figure above, data width is 32. Because each hexadecimal character has 4 bits of information, you can see 8 characters corresponding to 32 bits. Each row has 16 locations (shown in the column headers) which are numbered in hexadecimal from 0 to F.

Note: For all logical blocks that cannot be inferred from physical blocks, the corresponding icon does not contain a letter.

Physical Block Read

When a Physical block is selected, only the User Design Memory Block and Depth X Width fields are shown.

ory Blocks Selection 6 >	FPGA Array																	
iter: Search	Live Pro	bes A	tive Probes			Probe Ins												
temory Blocks: Select	Depth X			2048 X 10		land lowers												
Instance Tree		0	1	2	3	4	5	6	7	8	9	A	B	c	D	E	F	•
	0000	OAD	000	3F1	259	177	11A	2A0	315	17A	183	14C	387	385	185	3ED	2AA	-0
DINST_RAM1K20_IP B # men_men_0_1	0010	107	300	3CA	370	299	006	30A	39F	214	12E	1FE	370	398	036	3CE	000	
Primitives Printives INST RAMIK20 IP	0020	0E9	31F	308	209	1A6	1AD	163	020	348	3AC	252	03C	398	2CE	22A	23E	
B men_men_0_2 B Primitives INST_RAM1K20_IP	0030	323	2BA	048	354	18F	048	171	0E6	306	346	2E0	09E	2EE	12E	0EC	320	
B 8 men_men_0_3 B 8 Primitives	0040	ODC	088	340	388	OFC	009	1F1	000	363	011	OFC	2ED	13E	18F	05D	027	
- INST_RAM1K20_IP	0050	159	158	15C	135	104	066	211	OOF	2AC	OCA	0F3	0A7	194	0E6	2FA	358	-
							Read	Block	Save Block	Data	Write Blo	dk						
							_											_

Figure 21 · Physical Block Read



Write Block

Logical Block Write

A memory block write can be done on each location individually. A logical block shows each location of width. The written format is hexadecimal numbers from 0 to F. Width is shown in bits, and values are shown in hexadecimal format. If an entered value exceeds the maximum value, SmartDebug displays a pop-up message showing the range of allowed values.

ory Blocks Selection 🛛 🖉 🗙	FPGA Arra																	
iter: Search			ctive Probes	Memo	ry Blocks	Probe Ins	ertion											
lemory Blocks: Select	User De Depth X	sign Memor (Width:	ry Block:	mem 2048 X 32														
Instance Tree	Port Us	ed:		Port A														
S mem S ■ mem_mem_0_0 S ■ ■ Primitives		0	1	2	3	4	5	6	7	8	9	A	В	с	D	E	F	F
INST_RAM1K20_IP Rem.men.0.1	0000	AEB66D50	88258000	DF30E8F	F4823A29	76686887	7EEF558A	CB35E450	55A6A785	2718008A	297E9603	896819AC	D30E77C7	30007206	62317005	394868FC	A1162D5	4
Primitives INST RAMIK20_IP	0010	AA 1E3487	mmm	803128EA	FOB4EBBC	B9CF8849	9AEASA66	59E2F88A	33AD6DCF	49988804	E4A8F39E	24D382FE	F76CF380	29EE03CB	883F6516	68D0CEEE	77E25B60	,
B 8 mem_mem_0_2 B 8 Primitives	0020	012A7779	8281438F	DESSESE	ED013E69	C541FBD6	AF 38 ABOO	DFEBCEBS	44F2A410	367161D8	D986E8DC	ADECE522	D9506D10	50F707C8	7888336E	2372881A	62CD401	E
INST_RAMIK20_IP #8 mem_mem_0_3 #8 Primitives	0030	D6F6EC93	0EDAC15	C4€ 1E628	0AE257A4	4 3818F6DF	91FD6028	D689F281	014CED76	08CC13EB	3ABCEDD6	F02EB870	4 F86D34€	BAA44676	7F47F89E	322FE870	0843719	5
 Primtives INST_RAMIK20_IP 	0040	3E13006C	22169358	DIAICEA	0 88 1D 2808	AE4FA470	DE 703809	SOAS2BF1	01811160	E5637FB3	A2FSC501	C8756D70	D846A170	1E 3FBC9E	8E994EDF	2EA7212	61F2E41	, ,
							Read	Block	Save Block I	Data	Write Blo	*						Ĩ
									-									-

Figure 22 · Logical Block Write

Physical Block Write

Physical blocks have a fixed width of 9 bits. The maximum value that can be written in hexadecimal format is 1FF. If an entered value exceeds the limit, SmartDebug displays a popup message showing the range of values that can be entered.

emory Blocks Selection	ð x	The second s																	
and y blood adection		FPGA Array	debug da	ta															
Filter:	Search	Live Pro	bes Ad	tive Probes	Memor	y Blocks	Probe Ins	ertion											
Memory Blocks:	Select	User Der Depth X			mem/mem, 2048 X 10	mem_0_0/	NST_RAM1	(20_JP											
Instance Tree			0	1	2	3	4	5	6	7	8	9	A	B	c	D	E	F	•
		0000	0AD	000	¥1	259	177	11A	2A0	315	17A	183	14C	387	38E	185	3ED	ZAA	
		0010	107 3CC 3CA 37C 299	299 006 304	30A	39	214	12E	IFE	370	398	036	3CE	000					
		0020	069	31F	3FF	209	146	1AD	163	020	348	3AC	252	030	398	20E	22A	23E	4
		0030	30 323 28A 04B	354	1BF	048	171	0E6	308	3A6	2E0	09E	ZEE	12E	OEC	320			
B men_men_0 B Primitives	Sime and the second	0040	000	068	340	388	OFC	009	1F1	000	363	011	OFC	2ED	13E	18F	05D	027	
- DIST_	RAM1K20_JP	0050	159	158	15C	135	104	066	211	00F	2AC	0CA	OF3	0A7	194	0E6	2FA	358	-
								Read	Block	Save Block	Data	Write Blo	dk						_
1		2								0			- 123						_

Figure 23 · Physical Block Write

Unsupported Memory Blocks

If RTL is used to configure memory blocks, it is recommended that you follow RAM block inference guidelines provided by Microsemi. See <u>Inferring Microsemi SmartFusion2 RAM Blocks</u> for more information.



SmartDebug may or may not be able to support logical view for memory blocks that are inferred using RTL coding not specified in the above document.

Memory Blocks in Demo Mode

A temporary memory data file is created in the designer folder for each type of RAM selected. All memory data of all instances of USRAM, LSRAM, and other RAM types is written to their respective data files. The default value of all memory locations is shown as 0s, and is updated based on your changes.

Both physical block view and logical block view are supported.

Probe Insertion (Post-Layout)

Introduction

Probe insertion is a post-layout debug process that enables internal nets in the FPGA design to be routed to unused I/Os. Nets are selected and assigned to probes using the Probe Insertion window in SmartDebug. The rerouted design can then be programmed into the FPGA, where an external logic analyzer or oscilloscope can be used to view the activity of the probed signal.

Note: This feature is not available in standalone mode because of the need to run incremental routing.




Figure 24 · Probe Insertion in the Design Process

The Probe Insertion debug feature is complementary to Live Probes and Active Probes. Live Probes and Active Probes use a special dedicated probe circuitry.

Probe Insertion

1. Double-click **SmartDebug Design** in the Design Flow window to open the SmartDebug main window.

Note: FlashPro Programmer must be connected for SmartDebug.

2. Select Debug FPGA Array and then select the Probe Insertion tab.



be Insertion Data Selection	× FPC	GA Array debu	g data					
Hierarchical View Netlist View	-	Live Probes	Active Probes	Memory Blocks	Probe Insertion			
Filter: Search							Delete	Delete All
Instance(s): Add		Net		Driver		Package Pin	Port	t Name
Instance Tree		AND2_0_Y	AND2_0/	J0:Y		Unassigned	Probe_Insert0	
Primitives AND2_0 D_buf FCCC_0 MUX_SEL		D_c	UJTAG_0	INST_UJTAG_SYSRE	SET_FF_IP:UDRUPD	Unassigned	Probe_Insert1	
▶ State Count_0					Ins	ert probe(s) and pro	ogram the device	Run

Figure 25 · Probe Insertion Tab

In the left pane of the Probe Insertion tab, all available Probe Points are listed in instance level hierarchy in the Hierarchical View. All Probe Names are shown with the Name and Type in the Netlist View.

3. Select probe points from the Hierarchical View or Netlist View, right-click and choose **Add** to add them to the Active Probes UI. You can also add the selected probe points by clicking the **Add** button. The probes list can be filtered with the Filter box.

Each entry has a Net and Driver name which identifies that probe point.

The selected net(s) appear in the Probes table in the Probe Insertion tab, as shown in the figure below. SmartDebug automatically generates the Port Name for the probe. You can change the Port Name from the default if desired.

4. Assign a package pin to the probe using the drop-down list in the Package Pin column. You can assign the probe to any unused package pin (spare I/O).

e Insertion Data Sel	a di kan	ē×						
e inseriion Data Se	ecoon	6.4	FPGA Array debu	g data				
Hierarchical View	Netlist View		Live Probes	Active Probes	Memory Blocks	Probe Insertion		
ilter:		Search					Delete	Delete All
nstance(s):		Add	Net		Driver	Package Pin	Port	Name
Instance Tree			q_c[0]	count_0/q[0]:Q	HS	 Probe_Insert0 	
Primitives AND2_0			q_c[1]	count_0/q[1]:Q	H6	▼ Test2	
AND2_0 Solution			q_c[3]	count_0/q[3]:Q	36	 Probe_Insert2 	
	ry							

Figure 26 · Debug FPGA Array > Probe Insertion > Add Probe

5. Click Run.

This triggers Place and Route in incremental mode, and the selected probe nets are routed to the selected package pin. After incremental Place and Route, Libero automatically reprograms the device with the added probes.

The log window shows the status of the Probe Insertion run.

Probe Deletion

To delete a probe, select the probe and click **Delete**. To delete all probes, click **Delete All**.

Note: Deleting probes from the probes list without clicking **Run** does not automatically remove the probes from the design.

Reverting to the Original Design

To revert to the original design after you have finished debugging:

- 1. In SmartDebug, click **Delete All** to delete all probes.
- 2. Click Run.
- 3. Wait until the action has completed by monitoring the activity indicator (spinning blue circle). Action is completed when the activity indicator disappears.
- 4. Close SmartDebug.

irraca

MICROCHIP company



Event Counter

The Event Counter counts the signals that are assigned to Channel A through the Live Probe feature. This feature can track events from the MSS or the board. When the Event Counter is activated, and a signal is assigned to Channel A, the counter starts counting the rising edge transitions. The counter must be stopped to get the final signal transition count. During the count, you cannot assign another signal to Channel A/Channel B or go to any other tab on the window.

Active Probes Selection	🗗 🗙 FPGA Array de	oug data		
lierarchical View Netlist View	Live Probes	Active Probes Memory Blocks	Probe Insertion	
ilter:	Search		Delete	Delete All
nstance(s):	Add	Name		Туре
Primitives	~	c[8]:URAM_3\/sd_URAM_3_URAM_R(0C4/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
▷ == URAM_0\ ▷ == URAM_1\	O_TUOD_A	c[7]:URAM_3\/sd_URAM_3_URAM_R(C3/INST_RAM64x18_IP:A_DOUT[1]	RAM64x18
• == URAM_2\ • == URAM_3\	A_DOUT_0	c[6]:URAM_3\/sd_URAM_3_URAM_R(C3/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
== count 6 0\	A_DOUT_0	c[5]:URAM_3\/sd_URAM_3_URAM_R(C2/INST_RAM64x18_IP:A_DOUT[1]	RAM64x18
vent Counter/Frequency Monitor	A_DOUT_0	c[4]:URAM_3\/sd_URAM_3_URAM_R(C2/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
	A_DOUT_0	c[3]:URAM_3\/sd_URAM_3_URAM_R0	C1/INST_RAM64x18_IP:A_DOUT[1]	RAM64x18
Activate Event Counter 🔵	eset A_DOUT_0	c[2]:URAM_3\/sd_URAM_3_URAM_R	C1/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
lge Selected: Rising	A DOUT 0	c[1]:URAM 3\/sd URAM 3 URAM R(CO/INST RAM64x18 IP:A DOUT[1]	RAM64x18
ne elapsed (s):		c[0]:URAM_3\/sd_URAM_3_URAM_R(CO/INST RAM64x18 IP:A DOUTIO	RAM64x18
Total Events: 598355545 Signal : A_DOUT_0_c[8]:URAM_3\/sd_URAM_3_URAM	1,0001,0	cfotronom_o.fog_oron_o_orono.fo		10110 1410
	KAssign to (Assign to (Unassign)	hannel B ->	RAM_3\/sd_URAM_3_URAM_ROC4/IN	F ST_RAM64x18_IP
Event Counter Frequency Monitor User Clock Frequ				

Figure 27 · Event Counter Tab/UI

Activating the Event Counter

You can activate the Event Counter in either of the following two ways:

• Click Activate Event Counter and then assign a signal to Live Probe Channel A.



F /Active Probes Selection	8×	
	0.4	FPGA Array debug data
Herarchical View Netlist View		Live Probes Active Probes Memory Blocks Probe Insertion
Filter:	Search	Delete All
Instance(s):	Add	Name
> = sd1_0\	*	sd1_2\/counter_top_0\/g_ant[199]_counter\/reg_counter[9]_net_1:sd1_2\/counter_top_0\/g_ant[15
Section 11 (1998) Section 12 (1998)<	8	sd1_2\/counter_top_0\/g_cnt[198]_counter\/reg_counter[9]_net_1:sd1_2\/counter_top_0\/g_cnt[15
counter_top_0\ counter_top 1\		sd1_2\/counter_top_0\/g_ont[197]_counter\/reg_counter[9]_net_1:sd1_2\/counter_top_0\/g_ont[15
) E counter ton 21	-	sd1_2\/counter_top_0\/g_cnt[196]_counter\/reg_counter[9]_net_1:sd1_2\/counter_top_0\/g_cnt[15
Event Counter/Frequency Monitor		sd1_2\/counter_top_0\/g_cnt[195]_counter\/reg_counter[9]_net_1:sd1_2\/counter_top_0\/g_cnt[15
		sd1_2\/counter_top_0\/c Assign to Channel Aret_1:sd1_2\/counter_top_0\/g_cnt[15
Activate Event Counter	Reset	sd1_2\/counter_top_0\/g Assign to Channel 8net_1:sd1_2\/counter_top_0\/g_cnt[15
Edge Selected: Rising Time elapsed (s):	Stop	sd1_2\/counter_top_0\/g_ont[192]_counter\/reg_counter[9]_net_1:sd1_2\/counter_top_0\/g_ont[15
Total Events: 0	3000	sd1_2\/counter_top_0\/g_cnt[191]_counter\/reg_counter[9]_net_1:sd1_2\/counter_top_0\/g_cnt[15
Signal : sd1_2\/counter_top_0\/g_cnt[194]_count	er Vr	sd1_2\/counter_top_0\/g_cnt[190]_counter\/reg_counter[9]_net_1:sd1_2\/counter_top_0\/g_cnt[15
		sd1_2\/counter_top_0\/g_cnt[189]_counter\/reg_counter[9]_net_1:sd1_2\/counter_top_0\/g_cnt[18
		sd1_2\/counter_top_0\/g_cnt[188]_counter\/reg_counter(9]_net_1:sd1_2\/counter_top_0\/g_cnt[18
		Assign to Channel A -> sd1_2V(counter_top_0Vg_ont[194]_counterVreg_counter[9]_net_1:sd1_;
		Assign to Channel B ->
		Unassign Channels
Event Counter Prequency Monitor User C	lock Frequencies	
Help		

Figure 28 · Activating the Event Counter

• Assign a signal to Probe Channel A and then click Activate Event Counter.

active Probes Selection 8 X	FPGA Array debug data
erarchical View Netlist View	Live Probes Active Probes Memory Blocks Probe Insertion
ter: Search	Delete All
stance(s): Add	Name
A 10,102	sd1_2Vcounter_top_0Vg_ont[199]_counter\/reg_counter[9]_net_1:sd1_2Vcounter_top_0Vg_ont[15
= sd1_1\ = sd1_2\	sd1_2\/counter_top_0\/g_ont[198]_counter\/reg_counter[9]_net_1:sd1_2\/counter_top_0\/g_ont[15
▷ Seconter_top_0\ ▷ Seconter_top_1\	sd1_2Vcounter_top_0Vg_cnt[197]_counter\reg_counter[9]_net_1:sd1_2Vcounter_top_0Vg_cnt[15
▷ S counter too 2\	sd1_2Vcounter_top_0Vg_ant(196]_counterVreg_counter[9]_net_1:sd1_2Vcounter_top_0Vg_ant(19
Event Counter/Frequency Monitor	sd1_2//counter_top_0/g_ont[15
	Assign to Channel B sd1_2Vcounter_wp_ovg_ovg_ovg_ovg_ovg_counter[9]_net_1:sd1_2Vcounter_top_0Vg_ont[15
Activate Event Counter Reset	sd1_2Vcounter_top_0Vg_cnt[193]_counter\/reg_counter[9]_net_1:sd1_2Vcounter_top_0Vg_cnt[15
Edge Selected: Rising	
Time elapsed (s): Stop	sd1_2Vcounter_top_0Vg_ant[192]_counterVreg_counter[9]_net_1:sd1_2Vcounter_top_0Vg_ant[15
Total Events: 0	sd1_2Vcounter_top_0Vg_ant[191]_counterVreg_counter[9]_net_1:sd1_2Vcounter_top_0Vg_ant[15
Signal : sd1_2\/counter_top_0\/g_cnt[194]_counter\/r	sd1_2Vcounter_top_0Vg_ont[190]_counter\reg_counter[9]_net_1:sd1_2Vcounter_top_0Vg_ont[15
	sd1_2Vcounter_top_0Vg_ant[189]_counter\reg_counter[9]_net_1:sd1_2Vcounter_top_0Vg_ant[18
	sd1_2Vcounter_top_0Vg_cnt[188]_counterVreg_counter[9]_net_1:sd1_2Vcounter_top_0Vg_cnt[18_
	<
	Assign to Channel A -> sd1_2\/counter_top_0\/g_cnt[194]_counter\/reg_counter[9]_net_1:sd1_;
	Assign to Channel 8 ->
	Unassign Channels
Event Counter Frequency Monitor User Clock Frequencies	

Figure 29 · Activating the Event Counter - Assign Probe Channel



Running the Event Counter

Event Counter automatically runs the counter, which is indicated by a green LED. The counts are updated every second, and are shown next to Total Events. FPGA Array debug data and the control tabs in the Event Counter panel are disabled while Event Counter is running. When a signal is assigned, the signal name appears next to Signal.

Ŧ					
e/Active Probes Sel	lection	5 ×	FPGA Array debug data		
Herarchical View	Netlist View		Live Probes Active Probes Memory	Blocks Probe Insertion	
Filter:		Search		Delete	Delete All
Instance(s):		Add		Name	^
0 18 sd1_0		*	sd1_2Vcounter_top_0Vg_ant[199]_count	er\/reg_counter[9]_net_1:sd1_2\/count	ter_top_0Vg_cnt[15
<pre>> # sd1_1\ # # sd1_2\</pre>		E	sd1_2Vcounter_top_0Vg_ont[198]_counter	er\/reg_counter(9)_net_1:sd1_2\/count	ter_top_0Vg_ont[15
E count	iter_top_0\ iter_top_1\		sd1_2Vcounter_top_0Vg_cnt[197]_counter	er \/reg_counter[9]_net_1:sd1_2\/count	ter_top_0Vg_ont[15
> 📪 coun	iter too 21	•	sd1_2\/counter_top_0\/g_cnt[196]_counter	er\ireg_counter[9]_net_1:sd1_2\/count	ter_top_0Vg_cnt[19
Event Counter	r/Frequency Honitor		sd1_2\/counter_top_0\/g_cnt[195]_count	er\/reg_counter[9]_net_1:sd1_2\/count	ter_top_0Vg_ont[15
			sd1_2Vcounter_top_0Vg_cnt(194)_counter	er\/reg_counter[9]_net_1:sd1_2\/count	ter_top_0Vg_cnt[15
Activate Ever		Reset	sd1_2\/counter_top_0\/g_cnt[193]_counter_top_0	er \/reg_counter(9)_net_1:sd1_2\/count	ter_top_0Vg_cnt[15
Edge Selected: Time elapsed (s):	Rising	Stop	sd1_2\/counter_top_0\/g_cnt[192]_counter	er \/reg_counter[9]_net_1:sd1_2\/count	ter_top_0Vg_ant[15
Total Events:	527635		sd1_2\/counter_top_0\/g_cnt[191]_count	er Vireg_counter [9]_net_1:sd1_2Vcount	ter_top_0Vg_cnit[15
Signal : sd1_2\/o	counter_top_0\/g_cnt[194]_counter\	*	sd1_2\/counter_top_0\/g_ant[190]_counter_top_0	er (/reg_counter(9)_net_1:sd1_2\/count	ter_top_0\/g_ont(15
			sd1_2\/counter_top_0\/g_cnt[189]_counter	er Vreg_counter[9]_net_1:sd1_2Vcount	ter_top_0\/g_ont[18
			sd1_2Vcounter_top_0Vg_cnt[188]_counter	er \/reg_counter [9]_net_1:sd1_2\/count	ter_top_0Vg_cnt[18 _
			< [3
			Assign to Channel A -> sd1_2\/cou	nter_top_0Vg_cnt[194]_counterVreg_c	:ounter[9]_net_1:sd1_3
			Assign to Channel B ->		
-	[Unassign Channels		
Event Counter	Frequency Monitor User Clod	k Frequencies			
	Tabs disable d		Window dis	abled	

Figure 30 · Running the Event Counter

Stopping the Event Counter

The only button enabled when Event Counter is running is the "Stop" button. Click button to stop counting. A red LED is shown to indicates the Event Counter has stopped. FPGA Array debug data and the control tabs in the Event Counter panel are enabled when Event Counter is not running.

]								
/Active Probes Selection		e ×	FPGA Array deb	ig data				
Herarchical View Netlist Vie	w		Live Probes	Active Probes	Memory Blocks	Probe Insertion		
Filter:		Search					Delete	Delete All
Instance(s):		Add				Name	e	*
# sd1_0\			sd1_2\/count	er_top_0\/g_cnt[1	99]_counter\/reg_c	ounter[9]_net_1;	sd1_2Vcounter	_top_0Vg_cnt[19
<pre>> # sd1_1\ # sd1_2\</pre>			sd1_2\/count	er_top_0Vg_ont[1	98]_counter\/reg_c	ounter[9]_net_1a	sd1_2Vcounter	_top_0Vg_ont[15
counter_top_0\			sd1_2\/count	er_top_0Vg_cnt[1	97]_counter\/reg_c	ounter[9]_net_1::	sd1_2\/counter	_top_0Vg_ont[15
a counter too 21			sd1_2\/count	er_top_0Vg_cnt[1	96]_counter\/reg_c	ounter[9]_net_1:	sd1_2Vcounter	_top_0Vg_ont[15
Event Counter/Frequency	y Monitor		sd1_2\/count	er_top_0Vg_ont[1	95]_counter\/reg_c	counter[9]_net_1a	sd1_2Vcounter	_top_0Vg_ont[15
-			sd1_2\/count	er_top_0Vg_ont[1	94]_counter\/reg_c	ounter[9]_net_1:	sd1_2Vcounter	_top_0Vg_ant[15
Edge Selected: Rising	• <	Reset	sd1_2\/count	er_top_0Vg_cnt[1	93]_counter\/reg_c	ounter[9]_net_1::	sd1_2\/counter	_top_0Vg_ant[15
	22	Stop	sd1_2\/count	er_top_0Vg_ont[1	92]_counter\/reg_c	ounter[9]_net_1a	sd1_2Vcounter	_top_0Vg_ont[15
Total Events: 3373309			sd1_2\/count	er_top_0Vg_ont[1	91]_counter\/reg_c	ounter[9]_net_1a	sd1_2\/counter	_top_0Vg_ont[15
Signal : sd1_2\/counter_top_0	Vg_cnt[194]_counter\/r		sd1_2\/count	er_top_0Vg_cnt[1	90]_counter\/reg_c	ounter[9]_net_1::	sd1_2\/counter	_top_0Vg_ant[15
			sd1_2\/count	er_top_0Vg_cnt[1	89]_counter\/reg_c	ounter[9]_net_1::	sd1_2\/counter	_top_0Vg_ont[18
			sd1_2Vcount	er_top_0Vg_ont[1	88]_counter\/reg_c	ounter[9]_net_1a	sd1_2Vcounter	_top_0Vg_ont[18 _
			•		1			,
			Assign to Ch Assign to Ch		d1_2Vcounter_top	_0Vg_ant[194]_ca	ounter Vreg_co	unter[9]_net_1:sd1_;
Event Counter Frequency	y Monitor User Clock F	requencies	Unassign O					

Figure 31 · Stopping the Event Counter

Note: When a DC signal (signal tied to logic '0') is assigned to Live Probe Channel A, or if there are no transitions on the signal assigned to Live Probe Channel A with initial state '0', the Event Counter value is updated as '1' when the counter is stopped. This is a limitation of the FHB IP, and will be fixed in upcoming releases.

See Also

"Frequency Monitor" on page 41 "User Clock Frequencies" on page 52

Frequency Monitor

The Frequency Monitor calculates the frequency of any signal in the design that can be assigned to Live Probe channel A. The Frequency Monitor must be activated before or after the signal is assigned to Live Probe Channel A. You can enter the time to monitor the signal. The accuracy of results increases as the monitor time increases. The unit of measurement is displayed in Megahertz (MHz). During the run, progress is displayed in the pane.

icrosei

MICROCHIP company

Active Probes Selection 8 ×	FPGA Array debug data
ierarchical View Netlist View	Live Probes Active Probes Memory Blocks Probe Insertion
iter: Search	Delete All
nstance(s): Add	Name Туре
Primitives	A_DOUT_0_c[8]:URAM_3\sd_URAM_3_URAM_R0C4/INST_RAM64x18_IP:A_DOUT[0] RAM64x18
URAM_0\ URAM_1\	A_DOUT_0_c[7]:URAM_3\/sd_URAM_3_URAM_R0C3/INST_RAM64x18_IP:A_DOUT[1] RAM64x18
▷ \$\$ URAM_2\ ▷ \$\$ URAM_3\	A_DOUT_0_c[6]:URAM_3\vsd_URAM_3_URAM_R0C3/INST_RAM64x18_IP:A_DOUT[0] RAM64x18
▷ III count 6 0\	A_DOUT_0_c[5]:URAM_3\sd_URAM_3_URAM_R0C2/INST_RAM64x18_IP:A_DOUT[1] RAM64x18
Event Counter/Frequency Monitor	A_DOUT_0_c[4]:URAM_3\sd_URAM_3_URAM_R0C2/INST_RAM64x18_IP:A_DOUT[0] RAM64x18
	A_DOUT_0_c[3]:URAM_3\/sd_URAM_3_URAM_R0C1/INST_RAM64x18_IP:A_DOUT[1] RAM64x18
Activate Frequency Meter	A_DOUT_0_c[2]:URAM_3\/sd_URAM_3_URAM_ROC1/INST_RAM64x18_IP:A_DOUT[0] RAM64x18
Monitor time (s): 5	A DOUT 0 c[1]:URAM_3\/sd_URAM_3_URAM_R0C0/INST_RAM64x18_IP:A_DOUT[1] RAM64x18
Frequency (MHz): 0 Signal : A_DOUT_0_c[8]:URAM_3\/sd_URAM_3_URAM_R0C4/INST_RAT	A DOUT 0 c[0]:URAM 3Usd URAM 3 URAM R0C0/INST RAM64x18 IP:A DOUT[0] RAM64x18
	Assign to Channel A -> A_DOUT_0_c[8]:URAM_3\/sd_URAM_3_URAM_R0C4/INST_RAM64x18_ Assign to Channel B -> Unassign Channels
Event Counter Frequency Monitor User Clock Frequencies	

Figure 32 · Frequency Monitor Tab/UI

In the Frequency Monitor tab, you can activate the Frequency Monitor, change the monitor time (delay to calculate frequency), reset the monitor, and set the frequency in megahertz (MHz). Click the drop-down list to select monitor time value. During the frequency calculation, all tabs on the right side of the window are disabled, as well as the tabs in the FPGA Hardware Breakpoint (FHB) pane.

Activating the Frequency Monitor

You can activate the Frequency Monitor in either of the following two ways:

• Click Activate Frequency Monitor, and then click the Live Probe tab and assign a signal to Channel A (Channel B is not configured for spatial debug operations).

Nicrosemi

Міскоснір company

ve/Active Probes Selection & X	FPGA Array debug data
Herarchical View Netlist View Filter: Search	Live Probes Active Probes Memory Blocks Probe Insertion Delete Delete All
Instance(s): Add	Name
▷ \$\$ sd1_0\ ▷ \$\$ sd1_0\ ▷ \$\$ sd1_1\ ■ \$\$ sd1_2\ ▷ \$\$ counter_top_0\ ▷ \$\$ counter_top_1\ ▷ \$\$ counter_top_1\ ▷ \$\$ counter_top_2\	sd1_2\counter_top_0\g_cnt[199]_counter\reg_counter[9]_net_1:sd1_2\counter_top_0\g_cnt[15
Event Counter/Frequency Honitor	sd1_2Vcounter_top_0Vg_cnt[195]_counterVreg_counter[9]_net_1:sd1_2Vcounter_top_0Vg_cnt[15 sd1_2Vcounter_top_0Vb_cAssign to Channel Atettod1_2Vcounter_top_0Vg_cnt[15
Vi Activate Frequency Meter RESET Monitor time (s): 0.1 Frequency (Metz): 0 Signal : sd1_2\/counter_top_0\/g_cnt[192]_counter\/reg_counter[9]_n	sd1_2Vcounter_top_0Vg_ct Assign to Channel B et_1:sd1_2Vcounter_top_0Vg_cnt[15 sd1_2Vcounter_top_0Vg_cnt[192]_counterVreg_counter[9]_net_1:sd1_2Vcounter_top_0Vg_cnt[15 sd1_2Vcounter_top_0Vg_cnt[191]_counterVreg_counter[9]_net_1:sd1_2Vcounter_top_0Vg_cnt[15 sd1_2Vcounter_top_0Vg_cnt[190]_counterVreg_counter[9]_net_1:sd1_2Vcounter_top_0Vg_cnt[15 sd1_2Vcounter_top_0Vg_cnt[190]_counterVreg_counter[9]_net_1:sd1_2Vcounter_top_0Vg_cnt[18
	sd1_2\/counter_top_0\/g_cnt[188]_counter\/reg_counter\9]_net_1:sd1_2\/counter_top_0\/g_cnt[18 _ + + + + + + + + + + + + + + + + + +
Event Counter Frequency Monitor User Clock Frequencies	Unassign Channels

Figure 33 · Activating the Frequency Monitor - Assign a Signal

• Click the Live Probe tab and assign a signal to Channel A, and then click the Frequency Monitor tab and check the Activate Frequency Monitor checkbox.

Nicrosemi

а 🔨 Міскоснір company




Figure 34 · Activating the Frequency Monitor

Running the Frequency Monitor

The Frequency Monitor runs automatically, and is indicated by a green LED. While it is running, FPGA Array debug data and the control tabs in the panel are disabled. A progress bar shows the monitor time progress when it is 1 second and above (as shown in the following figure). The Reset button is also disabled during the run. When a signal is assigned, the signal name appears next to Signal.

Microsemi

а 🔨 Міскоснір company

e/Active Probes Selection	
	From what y beday data
Herarchical Vew Netlist Vew	Live Probes Active Probes Memory Blocks Probe Insertion
Filter: Search	Delete All
Instance(s): Add	Name
> = sd1_0\	sd1_2Vcounter_top_0Vg_ont[199]_counterVreg_counter[9]_net_1:sd1_2Vcounter_top_0Vg_ont[15
B sd1_1\	sd1_2\/counter_top_0\/g_cnt[198]_counter\/reg_counter{9}_net_1:sd1_2\/counter_top_0\/g_cnt[19
Seconter_top_0\ Seconter_top_1\	sd1_2Vcounter_top_0Vg_ant[197]_counterVreg_counter[9]_net_1:sd1_2Vcounter_top_0Vg_ant[15
⇒ St. counter. ton. 2\	sd1_2Vcounter_top_0Vg_cnt[196]_counterVreg_counter[9]_net_1:sd1_2Vcounter_top_0Vg_cnt[15
Event Counter/Frequency Monitor	sd1_2\/counter_top_0\/g_cnt[195]_counter\/reg_counter[9]_net_1:sd1_2\/counter_top_0\/g_cnt[15
	sd1_2Vcounter_top_0Vg_ant[194]_counterVreg_counter[9]_net_1:sd1_2Vcounter_top_0Vg_ant[15
Activate Frequency Meter RESET	sd1_2Vcounter_top_0Vg_ont[193]_counterVreg_counter[9]_net_1:sd1_2Vcounter_top_0Vg_ont[15
Monitor time (s): 5 ~	sd1_2Vcounter_top_0Vg_ont[192]_counterVreg_counter[9]_net_1:sd1_2Vcounter_top_0Vg_ont[15
40% Prequency (MHz): 0	sd1_2Vcounter_top_0Vg_ont[191]_counterVreg_counter[9]_net_1:sd1_2Vcounter_top_0Vg_ont[15
Signal : sd1_2Vcounter_top_0Vg_ont[192]_counterVreg_counter[9]_n	sd1_2\/counter_top_0\/g_cnt[190]_counter\/reg_counter[9]_net_1:sd1_2\/counter_top_0\/g_cnt[15
	sd1_2\/counter_top_0\/g_cnt[189]_counter\/reg_counter[9]_net_1:sd1_2\/counter_top_0\/g_cnt[18
	sd1_2V/counter_top_0Vg_cnt[188]_counterVreg_counter(9]_net_1:sd1_2V/counter_top_0Vg_cnt[18
	<[
	Assign to Channel A -> sd1_2\/counter_top_0\/g_cnt[192]_counter\/reg_counter[9]_net_1:sd1_;
	Assign to Channel 8 ->
	Unassign Channels
Event Counter Frequency Monitor User Clock Frequencies	
Tabs disabled	

Figure 35 · Running the Frequency Monitor

Stopping the Frequency Monitor

The Frequency Monitor stops when the specified monitor time has elapsed. This is indicated by a red LED. The result appears next to Frequency. The window and the tabs on the control panel are enabled. The Reset button is also enabled to reset the Frequency to 0 to start over the next iteration. The progress bar is hidden when the Frequency Monitor stops.

licrosemi

а 🐼 Міскоснір company




Figure 36 · Stopping the Frequency Monitor

See Also

"Event Counter" on page 38 "User Clock Frequencies" on page 52

FPGA Hardware Breakpoint Auto Instantiation

The FPGA Hardware Breakpoint (FHB) Auto Instantiation feature automatically instantiates an FHB instance per clock domain that is using gated clocks (GL0/GL1/GL2/GL3) from an FCCC instance. The FHB instances gate the clock domain they are instantiated on. These instances can be used to force halt the design or halt the design through a live probe signal. Once a selected clock domain or all clock domains are halted, you can play or step on the clock domains, either selectively or all at once. The FPGA Hardware Breakpoint controls in the SmartDebug UI allow you to control the debugging cycle.

To enable this option, select the Enable FHB Auto Instantiation check box in the Design flow tab of the Project Settings dialog box (Libero > File > Project Settings). See the example figure that follows.

Nicrosem

Міскоснір company



roject settings		00
Device selection Device settings Design Rew Analysis operating conditions Simulation options DO file	HDL source files language options Libers SiC supports mixed HDL language designs; you can import Versiog and HDL in the same project. For inversion files you can enable the System Versiog syntax option if your Versiog files contain System Versiog constructs. For HDL files, you may choose between IHCL-2008 and VHCL-93.	Save
Waveforms Vsim commands Timescale Simulation libraries	Verlog 🛞 Terlog 2001	
SmartFusion2	WGL @ WGL-93	
	HDL generated files language options HDL files generated by Libero SoC such as configured cores, SmarDesign components and post-layout gate level netists use the preferred language option.	
	terlog Ø terlos Bock few	
	Evalute block creation	
	Chable synthesis Chable synthesis Dealer PFGA hardware Breakport Auto Instantiston	
	Synthesis gate level netlist format Withing netlist O CDP netlist	
	Desgn methodology	
	Use standalore initialization for MDDR,/FDDR,SBIDES perphenals Reports	
	Naximum number of high fanout nets to be displayed: 10	
	If Abort flow if errors are found in Physical Design Constraints (PDC) If Abort flow if errors are found in Timing Constraints (SDC)	
Help		Close

Figure 37 · Enable FHB Auto Instantiation in Project Settings Dialog Box: Design flow Tab

FPGA Hardware Breakpoint (FHB) controls appear in the Debug FPGA Array dialog box when there is an autoinstantiated FHB instance in the design. See the example figure that follows.

Active Probes Sel	lection	ē×	FPGA Array debug data			
Hierarchical View	Netlist View		Live Probes Active Probes Men	ory Blocks		
Filter:		Search	+ - + + Save	Load	Delete	Delete All
Instance(s):		Add	Name	Type	Read Value	Write Value
1			FCCC_0_Count_c[19:0]	DFF	20'hDD849	20'h
Scount_ep	pcs_0\		FCCC_1_Count_c[19:0]	DFF	20'h47D45	20'h
B count_es	pcs_2\		FCCC_2_Count_c[19:0]	DFF	20'hC1548	20'h
Select Clock Dom Trigger Setup Trigger Signal	re BreakPoint N Clock Domains	ed Clock Domain				
Select Clock Dom Trigger Setup Trigger Signal Edge Selected Delay Cycles I	NI Clock Domains Coperate on Select aim : (FCCC_0/GL0_0NST : Not Connected	*]				

Figure 38 · FPGA Hardware Breakpoint (FHB) Controls

You can choose **Operate on All Clock Domains** or **Operate on Selected Clock Domain** by selecting the appropriate radio button. Selecting either of these modes sets the FHB instances to the respective mode. Once you assign the Live Probe PROBE_A connection and click **Arm Trigger**, the DUT halts on the next positive edge that occurs on the signal connected to Live Probe PROBE_A.



When you choose Operate on Selected Clock Domain mode, the Select Clock Domain combo box is enabled,

and all available clock domains are listed. The Halt (Pause) , Play , and Step buttons are associated for that clock domain. If you switch between clock domains in this mode, previous clock domain settings are not retained.

Note: The Operate on Selected Clock Domain mode is not supported for RTG4 devices.

When you choose **Operate on All Clock Domains** mode, the Select Clock Domain combo box is disabled. The Halt, Play, and Step buttons are associated for all clock domains.

The Trigger Signal is shown as Not Connected until a live probe is assigned. See the example figure that follows.

e Al
- 23
- 2

When a probe is assigned to Live Probe PROBE_A, the Trigger Signal updates.

If you require a certain number of clock cycles before halting the clock domain after triggering, a value between 0 and 255 must be entered for Delay Cycles Before Halt before you click **Arm Trigger**. This sets the FHBs to trigger after the specified delay from the rising edge trigger.

Delay is not applied to a forced Halt. See the example figure that follows.

SmartDebug User Guide

💟 Microsemi.
а 🐼 Міскоснір company

v					
e/Active Probes Selection	e ×	FPGA Array debug data			
Hierarchical View Netlist View		Live Probes Active Probes Mem	ory Blocks Probe	Insertion	
Filter:	Search	◆ - + ◆ Save	Load	Delete	Delete All
Instance(s):	Add	Name	Туре	Read Value	Write Value
		> q_0_c[19:0]	DFF	20'h7FCEC	20'h
count_0\ secont_1\		▷ q_2_c[19:0]	DFF	20'h1AF18	201h
D scount_2\		▷ q_1_c[19:0]	DFF	20'hF3398	20'h
E count_3\		> q_3_c[19:0]	DFF	20'h0DC4C	207h
Operate on Al Clock Domains Ope Select Clock Domain : PCCC_0/GL0_INST Trigger Setup Trigger Signal : Not Connected					
Select Clock Domain : PCCC_0/GL0_INST Trigger Setup Trigger Signal : Not Connected Edge Selected: Rising Delay Cycles Before Halt : 240	•]			
Select Clock Domain : PCCC_0/GL0_INST Trigger Setup Trigger Signal : Not Connected Edge Selected: Rising		Read Active Probes	ave Active Probes' D	sta Write Act	tive Probes

When a live probe connection is made and you click **Arm Trigger**, FPGA Hardware Breakpoint functionality is disabled until the trigger is disarmed automatically or the design is force halted.

e/Active Probes Selection	e ×	FPGA Array debug data			
Herarchical View Netlist View		Uve Probes Active Probes Memo	ry Blocks Probe	Insertion	
Filter:	Search	+ - + + Save	Load	Delete	Delete All
Instance(s):	Add	Name	Туре	Read Value	Write Value
		▶ q_0_c[19:0]	DFF	20'h7FCEC	20ħ
Count_0\ Count_1\		▷ q_2_c[19:0]	DFF	20'h1AF18	20ħ
D == count_2\		▷ q_1_c[19:0]	OFF	20"hF3398	20h
> = count_3\		▷ q_3_c[19:0]	DFF	20'h0DC4C	20%
Operate on All Clock Domains Operate on All Clock Domains Operate on All Clock Domains FCCC_0/GL0_INST Trigger Setup Trigger Signal : 0_0_c[17]:count_0/v[11 Edge Selected: Rising	•	1			
Operate on Al Clock Domains Operate Select Clock Domain : FCCC_0/GL0_DHST Trigger Setup Trigger Signal : q_0_c[17]:count_0/v[17 Edge Selected: Rising Delay Cycles Before Halt : 240	4:Q				
Select Clock Domain : [FCCC_0/GL0_JNST Trigger Setup Trigger Signal : q_0_c[17]:count_01/q[17 Edge Selected: Rising	•]			



Trigger Input

You can use the trigger input signal if you want an event in the DUT to trigger the FHB IP (for example, a particular state in the FSM or counter value, and so on) when this signal is asserted. If the trigger signal is already asserted (or HIGH) at the time of arming the FHB, the DUT is halted immediately.

Force Halt/Play/Step is done using the FPGA Hardware Breakpoint controls (see the example figure that follows). Once the clock domain is halted, you can either force Play the clock domain or Step the clock domain by 1 clock cycle.

You can save the waveform view of the selected active probes using Export Waveform by specifying the number of clock cycles to capture. The waveform is saved to a .vcd file.

e/Active Probes Selection	8 ×	FPGA Array debug data			
Hierarchical View Netlist View			ry Blocks Probe	nsertion	
Filter:	Search	+ - + + Save	Load	Delete	Delete Al
Instance(s):	Add	Name	Type	Read Value	Write Value
	HOU	> q_0_c[19:0]	DFF	20h201E2	20'h
count_0\ secont_1\		▷ q_2_c[19:0]	DFF	20%201E2	20 th
Count_1		▷ q_1_c[19:0]	DFF	20h201F2	20h
I acount_3\		▷ q_3_c[19:0]	DFF	20%201F2	20h
Operate on All Clock Domains Operate on All Clock Domains Operate on All Clock Domain : PCCC_0/GL0_RIST Trigger Setup Trigger Setup Trigger Signal : q_0_c[17]:count_0\/q[*				
Operate on All Clock Domains Operate on All Clock Domain Operate of Clock Domain PCCC_0/GL0_INST Trigger Setup	*				
Select Clock Domain : [PCCC_0/GL0_INST Trigger Setup Trigger Signal : q_0_c[17]:count_0\q[Edge Selected: Rising	*				

FPGA Hardware Breakpoint Operations

Live Probe Halt

You can halt a selected clock domain or all clock domains in Live Probe Halt mode based on the mode selection (**Operate on All Clock Domains** or **Operate on Selected Clock Domain**).

Assign a signal to Live Probe PROBE_A in the **Live Probes** tab of the UI, and then click the **Active Probe** tab to see the FPGA Hardware Breakpoint controls.

Click Arm Trigger to arm the FHBs to look for a trigger on the signal connected to Live Probe PROBE_A.

Once the trigger occurs, the clock domains are halted.

Note: If only one clock domain is halted, other clock domains continue to run, and you should anticipate results accordingly.

Note: Live Probe Halt can be delayed for a maximum of 255 clock cycles.

The actual delay realized on hardware is calculated by the following equation:

Actual delay cycles on hardware =

```
#Delay clock cycles before halt mentioned in smartdebug * (DUT clock frequency/FHB
clock frequency)
```



FHB clock frequency is device specific: SmartFusion2: 50MHz IGLOO2: 50MHz RTG4: 100MHz See Assumptions and Limitations for more information.

Force Halt

You can force halt a selected clock domain or all clock domains based on mode selection without having to wait for a trigger from a live probe signal. Click the **Halt** button in the FPGA Hardware Breakpoint (FHB) controls. In **Operate on Selected Clock Domain** mode, the state of the Halt button is updated based on the state of the clock domain selected.

In **Operate on all Clock Domains** mode, the Halt button is disabled only when all clock domains are halted. Each clock domain is halted sequentially in the order shown in the Select Clock Domain combo box.

Note: If only one clock domain is halted, other clock domains continue to run, and you should anticipate results accordingly.

Play

Once the clock domain is in a halted state (live probe halt or force halt), you can click **Play** in the FPGA Hardware Breakpoint controls. This resumes the clock domain from the halted state.

In **Operate on all Clock Domains** mode, each clock domain runs sequentially in the order shown in the Select Clock Domain combo box.

Step

Once the clock domain is in a halted state (live probe halt or force halt), you can click the **Step** button in the FPGA Hardware Breakpoint controls. This advances the clock domain by one clock cycle and holds the state of the clock domain.

In **Operate on All Clock Domains** mode, each clock domain steps sequentially in the order shown in the Select Clock Domain combo box.

Waveform Capture

You can save the waveform view of the selected active probes using Export Waveform by specifying the number

of clock cycles to capture in text box and then clicking **Capture Waveform**. The waveform is saved to a .vcd file.

You can view the waveforms by importing the .vcd file. The waveform file can be viewed in any waveform viewer that supports vcd format.

Reset

You can reset a selected clock domain or all clock domains (based on the mode selection) by clicking **RESET** at any time. This resets the FHBs on clock domains and instructs FHB muxes not to look for a trigger.

Assumptions and Limitations

- If you select the auto instantiation option in Libero, you need to rerun Synthesis (if already run) to get the FHB related functionality.
- Supported for FCC driven gated clocks (GL0/GL1/GL2/GL3) only.
- CLKINT_PRESERVE FHB is not auto-instantiated if the user design contains this macro.
- Designs that have Encrypted IPs are not supported.
- EDIF using constraints flow is not supported.
- Live Probe triggering occurs on the Positive Edge only.

•



- For imported verilog netlist files (.vm files), you must rerun synthesis to get FHB-related functionality. If synthesis is disabled and the netlist is compiled directly, FHB functionality is not inferred.
- If only one clock domain is halted during operations, other clock domains continue to run, and you should anticipate results accordingly.
- FHB performance can only be characterized against the clock which it is running at (i.e. 50MHz).
 - o If the DUT clock is running at or less than 50MHz, the DUT clock will halt within one clock cycle (1 or less).
 - o For frequencies higher than 50MHz, the point at which the DUT halts cannot be guaranteed.

User Clock Frequencies

The User Clock Frequencies tab shows the frequencies that have been configured from the FCCC block. If assigned, live probe channels are temporarily unassigned, and reassigned after user clock frequencies have been calculated. The Refresh button recalculates frequencies if clocks have been changed.

Active Probes Selection	8 ×	FPGA Array debug data	
Hierarchical View Netlist V	liew	Live Probes Active Probes Memory Blocks Probe Insertion	
Filter:	Search	Delete	Delete All
Instance(s):	Add	Name	Туре
Primitives		A_DOUT_0_c[8]:URAM_3\/sd_URAM_3_URAM_R0C4/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
> = URAM_0\	8	A_DOUT_0_c[7]:URAM_3\/sd_URAM_3_URAM_R0C3/INST_RAM64x18_IP:A_DOUT[1]	RAM64x18
URAM_1\			10110 1210
URAM_3\		A_DOUT_0_c[6]:URAM_3\/sd_URAM_3_URAM_R0C3/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
E count 6 0\	~	A_DOUT_0_c[5]:URAM_3\/sd_URAM_3_URAM_R0C2/INST_RAM64x18_IP:A_DOUT[1]	RAM64x18
Event Counter/Frequen	cy Monitor	A_DOUT_0_c[4]:URAM_3\/sd_URAM_3_URAM_R0C2/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
		A_DOUT_0_c[3]:URAM_3\/sd_URAM_3_URAM_R0C1/INST_RAM64x18_IP:A_DOUT[1]	RAM64x18
User Clocks	Frequency (MHz)	A_DOUT_0_c[2]:URAM_3\/sd_URAM_3_URAM_ROC1/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
1 FCCC_0_GL0	~24.5	A_DOUT_0_c[1]:URAM_3\/sd_URAM_3_URAM_R0C0/INST_RAM64x18_IP:A_DOUT[1]	RAM64x18
2 FCCC_0_GL1	~48.7	A_DOUT_0_c[0]:URAM_3\/sd_URAM_3_URAM_R0C0/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
3 FCCC_0_GL2	~97.4		
4 FCCC_0_GL3	~194.6		
		<m< td=""><td>•</td></m<>	•
		Assign to Channel A -> A_DOUT_0_c[8]:URAM_3\/sd_URAM_3_URAM_R0C4/INST	T_RAM64x18_IP
2		Assign to Channel B ->	
Event Counter Frequen	icy Monitor User Clock Frequencies	Unassign Channels	

Figure 39 · User Clock Frequencies Tab/UI

See Also

"Event Counter" on page 38 "Frequency Monitor" on page 41 <u>UG0449- SmartFusion2 and IGLOO2 Clocking Resources User Guide</u> UG0586- RTG4 FPGA Clocking Resources User Guide



Pseudo Static Signal Polling

With Active Probes you can check the current state of any probe in the design. However, in most cases, you will not able to time the active probe read to capture its intended value. For these cases, you can use Pseudo Static Signal Polling, in which the SmartDebug software polls the signal at intervals of one second to check if the probe has the intended value. This feature is useful in probing signals which reach the intended state and stay in that state.

From the Active Probes tab in the Debug FPGA Array dialog box, right-click a signal, bus, or group and choose **Poll...** See the example figure that follows.

Active Probes Selection	8 ×	FPGA Array debug data			
Hierarchical View Netlist View			ry Blocks Probe	Insertion	
Filter:	Search	+ - + + Save	Load	Delete	Delete All
Instance(s):	Add	Name	Туре	Read Value	Write Value
		Shift_Reg_0/shft_reg[13:0]	DFF	14h0001	14h
D_FF_0 A Primitives	^	D_FF_0/q_0:D_FF_0/q:Q	DFF	0	· ·
a a Primitives		and the second sec		Read	
A Shift Reg 0				Delete	
A E Primitives					
shft_reg				Poll	
shft_reg[0]				Create Group	
shft_reg[1] shft_reg[2]					
shft_reg[3]					
shft_reg[4]					
shft_reg[5]					
shft_reg[6]					
shft_reg[7] shft_reg[8]		Read Active Probes S	ave Active Probes' D	ata Write Act	tive Probes
- In the follow	*				



The Pseudo-static signal polling dialog box opens.

Scalar Signal Polling

Polling Setup

To poll scalar signals, select Poll for 0 or Poll for 1.

The selected signal is polled once per second. It should be used for pseudo-static signals that do not change frequently. The elapsed time is shown next to **Time Elapsed in seconds**.

To begin polling, click **Start Polling**. See the following example figure.

Pseudo-static signal polling		? ×
Signal : D_FF_0/q_0:D_FF_0/q:Q		
Polling Setup		
Poll for 0	Poll for 1	
	d once per second. It should be used for pseudo-static signals that it pseudo-static signal polling, click the Help button. Start Polling Stop Polling	: do not change frequently.

Figure 41 · Pseudo-static signal polling Dialog Box (Scalar Signal Polling) - Start Polling



To end polling, click Stop Polling. See the following example figure.

Pseudo-static signal poll	g	8 ×
Signal : D_FF_0/q_0:D_FF_	q:Q	
Polling Setup		
Poll for 0	Poll for 1	
	olled once per second. It should be used for pseudo-static signals that do not change fr bout pseudo-static signal polling, click the Help button. Start Polling Stop Polling	requently. Close

Figure 42 · Pseudo-static signal polling Dialog Box (Scalar Signal Polling) - Stop Polling

Note: You cannot change the poll value or close the polling dialog box while polling is in progress.

The elapsed time is updated in seconds until the polled value is found. When the polled value is found, **User value matched** is displayed in green in the dialog box. See the following example figure.

0_FF_0/q_0:D_FF_0/q:Q etup for 0
for 0 💿
e selected signal is polled once per second. It should be or more information about pseudo-static signal polling, di osed in seconds: 1 ue matched
Start Polling S
Stop Pollir

Figure 43 · Pseudo-static signal polling Dialog Box (Scalar Signal Polling) - User Value matched

Vector Signal Polling

To poll vector signals, enter a value in the text box. The entered value is checked and validated. If an invalid value is entered, start polling is disabled, and an example displays showing the required format. See the following example figures.



Pseudo-st	tatic signal polling			? ×
Signal : Shit	ft_Reg_0/shft_reg			
Polling Setu	up			
Poll for	14'h0			
4				
Note: The	selected signal is polled on	e per second. It should be used for p	seudo-static signals that do not ch	hange frequently.
		udo-static signal polling, click the Help	button.	
Time Elapse	ed in seconds: 0			
		Start Polling Stop Polling		
Help				Close

Figure 44 · Pseudo-static signal polling Dialog Box (Vector Signal Polling)

	static signal polling	8 3
ignal : Shi	hift_Reg_0/shft_reg	
Polling Set	tup	
Poll for	14 th	1
100000	alid hex value. Eg: 14h0	
FOR		
Time Elapse	r more information about pseudo-static signal polling, click the Help button. sed in seconds: 0	
Time Elapse		
Time Elapse	sed in seconds: 0	Close
	sed in seconds: 0	
	sed in seconds: 0	

Figure 45 · Pseudo-static signal polling Dialog Box (Vector Signal Polling) -- After Validation When you enter a valid value and click **Start Polling** is clicked, polling begins.

To end polling, click Stop Polling.

Note: You cannot change the poll value or close the polling dialog box while polling is in progress.

The elapsed time is updated in seconds until the polled value is found. When the polled value is found, **User value matched** is displayed in green in the dialog box.



Debug SERDES (SmartFusion2, IGLOO2, and RTG4)

You can examine and debug the SERDES blocks in your design in the Debug SERDES dialog box (shown in the figure below).

To Debug SERDES, expand SmartDebug in the Design Flow window and double-click Debug SERDES.

Debug SERDES Configuration is explained below. See the <u>PRBS Test</u> and <u>Loopback Test</u> topics for information specific to those procedures.

SERDES Block identifies which SERDES block you are configuring. Use the drop-down menu to select from the list of SERDES blocks in your design.

Debug SERDES - Configuration

Configuration Report

The Configuration Report output depends on the options you select in your <u>PRBS Test</u> and <u>Loopback Tests</u>. The default report lists the following for each Lane in your SERDES block:

Lane mode - Indicates the programmed mode on a SERDES lane as defined by the SERDES system register.

PMA Ready - Indicates whether PMA has completed its internal calibration sequence for the specific lane and whether the PMA is operational. See the <u>SmartFusion2</u> or <u>IGLOO2</u> High Speed Serial Interfaces User Guide on the Microsemi website for details.

TxPII status - Indicates the loss-of-lock status for the TXPLL is asserted and remains asserted until the PLL reacquires lock.

RxPLL status - Indicates the CDR PLL frequency is not grossly out of range of with incoming data stream.

Click **Refresh Report** to update the contents of your SERDES Configuration Report. Changes to the specified SERDES register programming can be read back to the report.

SERDES Register Read or Write

Script - Runs Read/Write commands to access the SERDES control/status register map using a script. Enter the full pathname for the script location or click the browse button to navigate to your script file. Click **Execute** to run the script.



s	ERDES Lanes:	ane 3 Reset
Debug SERDES	Configuration Report:	
Configuration		A Refresh Report
 Tests PRBS Test Loopback Test 	Serdes Block SERDESIF_0 : Lane mode : EPCS (custom) PMA Ready : True TxPLL status : Locked RxPLL status : Locked Lane 1: Lane mode : EPCS (custom) PMA Ready : True TxPLL status : Locked Lane 2: Lane mode : EPCS (custom) PMA Ready : True TxPLL status : Locked RxPLL status : Locked RxPLL status : Locked RxPLL status : Locked Lane 3: Lane mode : EPCS (custom) PMA Ready : True TxPLL status : Locked RxPLL status : Locked Lane 3: Lane mode : EPCS (custom) PMA Ready : True TxPLL status : Locked RxPLL status : Locked RxPLL status : Locked	-
	SERDES Register Read or Write: Script:	Execute

Figure 46 · Debug SERDES - Configuration

Note: The PCIe and XAUI protocols only support PRBS7. The EPCS protocol supports PRBS7/11/23/31.

Debug SERDES – Loopback Test

Loopback data stream patterns are generated and checked by the internal SERDES block. These are used to self-test signal integrity of the device. You can switch the device through predefined tests.

See the PRBS Test topic for more information about the PRBS test options.

SERDES Block identifies which SERDES block you are configuring. Use the drop-down menu to select from the list of SERDES blocks in your design.

SERDES Lanes

Select the **Lane** and **Lane Status** on which to run the Loopback test. Lane mode indicates the programmed mode on a SERDES lane as defined by the SERDES system register.

Test Type

PCS Far End PMA RX to TX Loopback- This loopback brings data into the device and deserializes and serializes the data before sending it off-chip. This loopback requires 0PPM clock variation between the TX and RX SERDES clocks.

See the <u>SmartFusion2</u> or <u>IGLOO2</u> High Speed Serial Interfaces User's Guide on the Microsemi website for details.



Near End Loopback (On Die) - To enable, select the Near End Loopback (On Die) option and click **Start**. Click **Stop** to disable. Using this option allows you to send and receive user data without sending traffic off-chip. You can test design functionality without introducing other issues on the PCB.

See the <u>SmartFusion2</u> or <u>IGLOO2</u> High Speed Serial Interfaces User's Guide on the Microsemi website for details.


Debug SERDES	SERDES Block: SERDESIF_0 © Lane 0 Lane 1 Lane 2 Lane 3 SERDES Lanes: Lane 0 Reset Lane 1 Reset Lane 2 Reset Lane 3 Reset	8 🗙
Debug SERDES Configuration Tests PRBS Test Loopback Test	Lane 0 status: RxPLL TxPLL Test Type: PCS Far End PMA Rx to Tx Loopback Near End Serial Loopback (On Die)	Start Stop
Help		Close

Figure 47 · Debug SERDES - Loopback Test

Running Loopback Tests in Demo Mode

You can run Loopback tests in demo mode. The SERDES demo mode is provided to demonstrate the GUI features of SERDES. All channels are enabled. Properly working channels and channels with connectivity issues are shown so you can see the available GUI options. See the following example figure.





Debug SERDES – PRBS Test

PRBS data stream patterns are generated and checked by the internal SERDES block. These are used to self-test signal integrity of the device. You can switch the device through several predefined patterns.

View Loopback Test settings in the Debug SERDES - Loopback Test topic.


SERDES Block identifies which SERDES block you are configuring. Use the drop-down menu to select from the list of SERDES blocks in your design.

SERDES Lanes

Check the box or boxes to select the lane(s) on which to run the PRBS test. Then select the Lane Status, test type, and pattern for each lane you have selected. Lane mode indicates the programmed mode on a SERDES lane as defined by the SERDES system register. See the examples below.



Debug SERDES					9
	SERDES Lanes: 📝	SERDES Block: SERI	set Selected Lanes		
ebug SERDES Configuration Tests PRBS Test Loopback Test	Lane 0 Status: Lane Number Lane 0	Near End Serial Loopb Cumulative Error Count 0	 PRBS7 RxPL Bit Error Rate NA	Reset Error Count	Lock to data
					Start Stop
Help					Close



-	SERDES Lanes: 💟	Lane 0 📝 Lane 1 📝 Lar	ne 2 🔝 Lane	3 Re	set Selected L	anes			
ebug SERDES Configuration	Lane 0 Status:	Near End Serial Loopb	ack (On-Die)	•	PRBS7 ·	RXPLL	TXPLL 🔿	Lock to data	•
Tests PRBS Test	Lane 1 Status:	Near End Serial Loopb	ack (On-Die)	•	PRBS7 -	RxPLL	TXPLL .	Lock to data	•
Loopback Test	Lane 2 Status:	Near End Serial Loopb	adk (On-Die)	•	PRBS7 •	RXPLL	TXPLL 🔘	Lock to data	•
	Lane Number	Cumulative Error Count	Data Rate		Bit Error Ra	ite Ri	eset Error Count		
	Lane 0	0		Gbps	NA		E 3		
	Lane 1	0		Gbps	NA				
	Lane 2	0		Gbps	NA				
									Start Stop
Help]								Close

Figure 49 · SERDES Lanes - Multiple Lanes Selected



Test Type

Near End Serial Loopback (On-Die) enables a self-test of the device. The serial data stream is sent internally from the SERDES TX output and folded back onto the SERDES RX input.

Serial Data (Off-Die) is the normal system operation where the data stream is sent off chip from the TX output and must be connected to the RX input via a cable or other type of electrical interconnection.

If more than one SERDES Lane has been selected, the test type can be selected per lane. In the following example, Near End Serial Loopback (On-Die) has been selected for Lane 0 and Lane 3, and Serial Data (Off-Die) has been selected for Lane 1 and Lane 2.

Debug SERDES				T					8
	SERDES Lanes: 📝 L	SERDES Block: SER		3 Re	set Selectr	ed Lanes			
Debug SERDES	1								
Configuration	Lane 0 Status:	Near End Serial Loopb	ack (On-Die)	*	PRBS7	* RxPLI	LO TXPLLO	Lock to data	•
PRBS Test	Lane 1 Status:	Serial Data (Off-Die)		-	PRBS7	* RxPL	TXPLL	Lock to data	•
Loopback Test	Lane 2 Status:	Serial Data (Off-Die)		*	PRBS7	- RxPL	TXPLL	Lock to data	
	Lane 3 Status:	Near End Serial Loopb	nde (On Die)	-	PRBS7	* RxPLI		Lock to data	
	Lane 3 Status:	Invear cho Senai Loopo	aux (un-bie)	-	PRDS/	ROPLI	TXPLL	LOCK to Gata	
	Lane Number	Cumulative Error Count	Data Rate		Bit Error	Rate	Reset Error Count		
	Lane 0	5		Gbps	NA				
	Lane 1	0		Gbps	NA				
	Lane 2	0		Gbps	NA				
	Lane 3	0		Gbps	NA		E		
									Start
									Stop
Help								L	Close

Figure 50 · Test Type Example

Pattern

The SERDESIF includes an embedded test pattern generator and checker used to perform serial diagnostics on the serial channel, as shown in the table below. If more than one lane is selected, the PRBS pattern can be selected per lane.

Pattern	Туре
PRBS7	Pseudo-Random data stream of 2^7 polynomial sequences
PRBS11	Pseudo-Random data stream of 2^11 polynomial sequences
PRBS23	Pseudo-Random data stream of 2^23 polynomial sequences
PRBS31	Pseudo-Random data stream of 2^31 polynomial sequences



Cumulative Error Count

Lists the number of cumulative errors after running your PRBS test. To reset the error count to zero, select the lane(s) and click **Reset**. By default, Cumulative Error Count = 0, the Data Rate text box is blank, and Bit Error Rate = NA.

bug SERDES									
Configuration	Lane 0 Status:	Near End Serial Loopb	ack (On-Die)	*	PRBS7	RXPLL	TXPLL	Lock to data	٠
Tests PRBS Test	Lane 1 Status:	Serial Data (Off-Die)		*	PRBS11	RxPLL	TXPLL	Lock to data	•
Loopback Test	Lane 2 Status:	Serial Data (Off-Die)		*	PRBS23	RXPLL	TXPLL	Lock to data	
	Lane 3 Status:	Near End Serial Loopb	ack (On-Die)	*	PR8S31	RxPLL	TXPLL	Lock to data	•
	Lane Number	Cumulative Error Count	Data Rate		Bit Error P	tate	Reset Error Count		
	Lane 0	0	1	Gbps	2.00e-10		2	-	
	Lane 1	0	2	Gbps	1.00e-10	,	2		
	Lane 2	0	3	Gbps	6.67e-11		8		
	Lane 3	0	4	Gbps	5.00e-11	13			Start
								_	
									Stop

Figure 51 · Debug SERDES - PRBS Test

Note: If the design uses SERDES PCIe, PRBS7 is the only available option for PRBS tests.

Bit Error Rate

The Bit Error Rate is displayed per lane. If you did not specify a Data Rate, the Bit Error Rate displays the default NA. When the PRBS test is started, the Cumulative Error Count and Bit Error Rate are updated every second. You can select specific lanes and click **Reset Error Count** to clear the Cumulative Error Count and Bit Error Rate fields of the selected lanes.

In the example below, the Bit Error Rate is displayed for all lanes.



7								
Lane 0 Status:	Near End Serial Loopb	adk (On-Die)	*	PR8S7 +	RxPLL	TXPLL	Lock to data	
Lana 1 Stature	Secial Data (Off Dia)		5	D00011 w	0-011	TUDI	Lock to data	
	Concernant Street Street					1.2.1.2.1		
Lane 2 Status:	Serial Data (Off-Die)		*	PRBS23 *	RxPLL	TXPLL	Lock to data	•
Lane 3 Status:	Near End Serial Loopb	ack (On-Die)	٣	PRBS31 *	RxPLL	TxPLL 🔵	Lock to data	٠
Lane Number	Cumulative Error Count	Data Rate		Bit Error Rat	e 🕞	leset Error Count		
Lane 0	0	1	Gbps	2.00e-10		13		
Lane 1	0	2	Gbps	1.00e-10		63		
Lane 2	0	3	Gbps	6.67e-11		23		
Lane 3	0	4	Gbps	5.00e-11		10	_	
								Start
								Stop
							_	
	Lane 1 Status: Lane 2 Status: Lane 3 Status: Lane Number Lane 0 Lane 1 Lane 2	Lane 1 Status: Serial Data (Off-Die) Lane 2 Status: Serial Data (Off-Die) Lane 3 Status: Near End Serial Loopb Lane Number Cumulative Error Count Lane 0 0 Lane 1 0 Lane 2 0	Lane 1 Status: Serial Data (Off-Die) Lane 2 Status: Serial Data (Off-Die) Lane 3 Status: Near End Serial Loopback (On-Die) Lane Number Cumulative Error Count Data Rate Lane 0 0 1 Lane 1 0 2 Lane 2 0 3	Lane 1 Status: Serial Data (Off-Die) Lane 2 Status: Serial Data (Off-Die) Lane 3 Status: Near End Serial Loopback (On-Die) Lane Number Cumulative Error Count Data Rate Lane 0 0 1 Gkps Lane 1 0 2 Gkps Lane 2 0 3 Gkps	Lane 1 Status: Serial Data (Off-Die) * PRBS11 * Lane 2 Status: Serial Data (Off-Die) * PRBS23 * Lane 3 Status: Near End Serial Loopback (On-Die) * PRBS31 * Lane Number Cumulative Error Count Data Rate Bit Error Rat Lane 0 0 1 Gops 2.00e-10 Lane 1 0 2 Gops 1.00e-10 Lane 2 0 3 Gops 6.67e-11	Lane 1 Status: Serial Data (Off-Die) PRES11 RxPLL Lane 2 Status: Serial Data (Off-Die) PRES23 RxPLL Lane 3 Status: Near End Serial Loopback (On-Die) PRES31 RxPLL Lane Number Cumulative Error Count Data Rate Bit Error Rate Lane 0 1 Gbps 2.00e-10 Lane 1 0 2 Gbps 1.00e-10 Lane 2 3 Gbps 6.67e-11 	Lane 1 Status: Serial Data (Off-Die) PRES11 RxPLL TxPLL Lane 2 Status: Serial Data (Off-Die) PRES23 RxPLL TxPLL Lane 3 Status: Hear End Serial Loopback (On-Die) PRES31 RxPLL TxPLL Lane Number Cumulative Error Count Data Rate Bit Error Rate Reset Error Count Lane 0 0 1 Gbps 2.00e-10 Image: Count Lane 1 0 2 Gbps 1.00e-10 Image: Count Lane 2 0 3 Gbps 6.67e-11 Image: Count	Lane 1 Status: Serial Data (Off-Die) * PR8511 * RxPLL TxPLL Lock to data Lane 2 Status: Serial Data (Off-Die) * PR8523 * RxPLL TxPLL Lock to data Lane 3 Status: Hear End Serial Loopback (On-Die) * PR8531 * RxPLL TxPLL Lock to data Lane Number Cumulative Error Count Data Rate Bit Error Rate Reset Error Count Lane 1 0 2 Gbps 1.00e-10 Image: 1.00e-11 Image: 1.00e-11 <t< td=""></t<>

Figure 52 · Bit Error Rate Example - All Lanes

In the example below, Lane 1 and Lane 2 are selected and **Reset Error Count** is clicked.

	SERDES Lanes: 🔽 L	ane 0 📝 Lane 1 📝 Lar	ne 2 📝 Lane	3 Re	set Selected Li	anes			
bug SERDES	1						1.01112.0		
Configuration	Lane 0 Status:	Near End Serial Loopb	ack (On-Die)	٣	PRBS7 *	RxPLL	TxPLL 🔵	Lock to data	•
Tests	Lane 1 Status:	Serial Data (Off-Die)		-	PRBS11 -	RxPLL	TXPLL	Lock to data	•
PRBS Test Loopback Test	Lane 2 Status:	Serial Data (Off-Die)		Ŧ	PRBS23 *	RXPLL	TXPLL	Lock to data	
coopback lest	Lane 2 Status:			_	PRD323 *	KXPLL	IXPLL	LOCK to Gata	•
	Lane 3 Status:	Near End Serial Loopb	ack (On-Die)	٣	PRBS31 *	RxPLL	TXPLL	Lock to data	•
								77	
	Lane Number	Cumulative Error Count	Data Rate		Bit Error Rai	te Ri	eset Error Count		
	Lane 0	0	1	Gbps	1.82e-11				
	Lane 1	0	2	Gbps	NA				
	Lane 2	0	3	Gbps	NA				
	Lane 3	0	4	Gbps	4.55e-12		1		
									Start
									Stop

Figure 53 · Reset Error Count Example



Running PRBS Tests in Demo Mode

You can run Multi Lane PRBS tests in demo mode. The SERDES demo mode is provided to demonstrate the GUI features of SERDES. All channels are enabled. Properly working channels and channels with connectivity issues are shown so you can see the available GUI options. See the following example figure.

Debug SERDES (DEMO MODE)			?
	SERDES Block: SERDESIF_0 *		
	SERDES Lanes: 🔽 Lane 0 🛱 Lane 1 🐺 Lane 2 🛱 Lane 3 Reset Selected Lanes		
-			
bug SERDES Configuration	Lane 0 Status: Near End Serial Loopback (On-Die) y PR857 y RxPLL TxF	Lock to data	
Tests PRBS Tests		Lock to data	•
- Loopback Test	Lane 2 Status: Near End Serial Loopback (On-Die) y PRBS23 y RxPLL TxP	Lock to data	•
	Lane 3 Status: Near End Serial Loopback (On-Dia) 🝸 PRB531 🛫 RuPLL Tod	Lock to data	•
	Lane Number Cumulative Error Count Data Rate Bit Error Rate Reset En	ror Count	
	Lane 0 0 2 Gbps 1.67e-10		
	Lane I NA 3 Gbps NA 1		
	Lane 2 NA 4 Gbps NA 1		
	Lane 3 0 5 Gbps 6.67e-11		Start
			Stop
			Stop
	* SMARTDEBUG IS RUNNING IN DEMO MODE *		
Help			Close

Notes:

The formula for calculating the BER is as follows:

BER = (#bit errors+1)/#bits sent

#bits sent = Elapsed time/bit period

When clicked on Start:

- The BER is updated every second for the entered data rate and errors observed.
- If no data rate is entered by the user, the BER is set to the default NA.

When clicked on Stop:

• The BER resets to default.

When clicked on Reset:

- The BER resets to default.
- If no test is in progress, the BER remains in the default value.
- If the PRBS test is in progress, the BER calculation restarts.



Debug SERDES – PHY Reset

SERDES PMA registers (for example, TX_AMP_RATIO) modified using a TCL script from the Configuration tab require a soft reset for the new values to be updated. Lane Reset for individual lanes achieves this functionality. Depending on the SERDES lanes used in the design, the corresponding Lane Reset buttons are enabled.

Lane Reset Behavior for SERDES Protocols Used in the Design

- EPCS: Reset is independent for individual lanes. Reset to Lane X (where X = 0,1,2,3) resets the Xth lane.
- PCIe: Reset to Lane X (where X = 0,1,2,3) resets all lanes present in the PCIe link and PCIe controller.

For more information about soft reset, refer to the <u>SmartFusion2 and IGLOO2 High Speed Serial Interfaces User</u> <u>Guide</u>.



SmartDebug Tcl Support

Refer to the <u>Libero SoC Tcl Commands Reference Guide</u> for information about the Tcl commands supported by SmartDebug.



Frequently Asked Questions

Embedded Flash Memory (NVM) - Failure when Programming/Verifying

If the Embedded Flash Memory failed verification when executing the PROGRAM_NVM, VERIFY_NVM or PROGRAM_NVM_ACTIVE_ARRAY action, the failing page may be <u>corrupted</u>. To confirm and address this issue:

- 1. In the Inspect Device window click View Flash Memory Content.
- 2. Select the Flash Memory block and client (or page range) to retrieve from the device.
- 3. Click **Read from Device**; the retrieved data appears in the lower part of the window.
- 4. Click View Detailed Status.

Note: Note: You can use the check_flash_memory and read_flash_memory Tcl commands to perform diagnostics similar to the commands outlined above.

5. To reset the corrupted NVM pages, either re-program the pages with your original data or 'zero-out' the pages by using the Tcl command <u>recover flash memory</u>.

If the Embedded Flash Memory failed verification when executing a VERIFY_NVM or VERIFY_NVM_ACTIVE_ARRAY action, the failure may be due to the change of content in your design. To confirm this, repeat steps 1-3 above.

Note: NVM corruption is still possible when writing from user design. Check NVM status for confirmation.

Analog System Not Working as Expected

If the Analog System is not working correctly, it may be due the following:

- 1. System supply issue. To troubleshoot:
- Physically verify that all the supplies are properly connected to the device and they are at the proper level. Then confirm by running the Device Status.
- Physically verify that the relevant channels are correctly connected to the device.
- 2. Analog system is not properly configured. You can confirm this by examining the Analog System.

ADC Not Sampling the Correct Value

If the ADC is sampling all zero values then the wrong analog pin may be connected to the system, or the analog pin is disconnected. If that is not the case and the ADC is not sampling the correct value, it may be due to the following:

- 1. System supply issues Run the device status to confirm.
- 2. Analog system is not configured at all To confirm, <u>read out the ACM configuration</u> and verify if the ACM content is all zero.
- 3. Analog system is not configured correctly To confirm, <u>read out the ACM configuration</u> and verify that the configuration is as expected .

Once analog block configuration has been confirmed, you can use the <u>sample_analog_channel</u> Tcl command for debug sampling of the analog channel with user-supplied sampling parameters.

If you have access to your Analog System Builder settings project (<Libero IDE project>/Smartgen/AnalogBlock), you may use the <u>compare function provided by the tool</u>.



How do I unlock the device security so I can debug?

You must provide the PDB file with a User Pass Key in order to unlock the device and continue debugging. If you do not have a PDB with User Pass Key, you can <u>create a PDB file in FlashPro</u> (if you know the Pass Key value).

How do I export a report?

You can export three reports from the SmartDebug GUI: Device Status, Client Detailed Status from the NVM, or the Compare Client Content report from the NVM. Each of those reports can be saved and printed.

For more information about Tcl commands supported by SmartDebug, see SmartDebug Tcl Commands.

How do I generate diagnostic reports for my target device?

A set of diagnostic reports can be generated for your target device depending on which silicon feature you are debugging. A set of Tcl commands are available to export those reports. The following is a summary of those Tcl commands based on the silicon features.

When using the –file parameter, ensure that you use a different file name for each command so you do not overwrite the report content. If you do not specify the –file option in the Tcl, the output results will be directed to the FlashPro log window.

For the overall device:

read_device_status

read id code

For FlashROM:

compare flashrom client
read flashrom

For Embedded Flash Memory (NVM):

compare memory client check_flash_memory read_flash_memory

For Analog Block:

read analog block config compare analog config sample analog channel

To execute the Tcl command, from the File menu choose Run Script.

How do I monitor a static or pseudo-static signal?

To monitor a static or pseudo-static signal:

- 1. Add the signal to the Active Probes tab.
- 2. Select the signal in the Active Probes tab, right-click, and choose Poll....

SmartDebug User Guide



Active Probes Selection	ā ×	FPGA /	krray debug data				
Hierarchical View Netlist View		Live	Probes Active Probes Me	mory Blocks	Probe	Insertion	
Filter:	Search	÷	- + + Save		Load	Delete	Delete All
Instance(s):	Add	Na	ne	Туре		Read Value	Write Value
	700	Þ	Shift_Reg_0/shft_reg[13:0]		DFF	14"h0001	14h
D_FF_0 Frinitives	^		D_FF_0/q_0:D_FF_0/q:Q		DFF	n	-
Primitives				Berrowski		Read	
✓ ↓ ↓ Shift_Reg_0						Delete	
4 E Primitives						Delete	
▲ → shft_reg						Poll	
shft_reg[0]						Create Group	
shft_reg[1]						create oroup	
shft_reg[2] shft_reg[3]							
shft_reg[3]							
shft_reg[5]							
shft_reg[6]							
shft_reg[7]			Read Active Probes	Save Activ	Probec' De	Mrite Acti	ive Probes
shft_reg[8]	-		Reau Acove Probes	Save ALUVI	e rioues de	WITTLE ACU	We Probes
· · · · · · · · · · · · · · · · · · ·							

3. In the Pseudo-static Signal Polling dialog box, choose a value in Polling Setup and click Start Polling.

		8 2
ignal : D_FF_0/q_0:D_FF_0/q:Q		
Polling Setup		
Poll for 0	Poll for 1	
	ce per second. It should be used for pseudo-static signals seudo-static signal polling, click the Help button. Start Polling Stop Polling	that do not change frequently.

How do I force a signal to a new value?

To force a signal to a new value:

- 1. In the SmartDebug window, click Debug FPGA Array.
- 2. Click the Active Probes tab.
- 3. Select the signal from the selection panel and add it to Active Probes tab.



	₽×	FPGA Array debug data			
Hierarchical View Netlist View		Live Probes Active Probes Memory Blocks Probe Insertion			
		Live Probes Acove Probes Memory blocks Probe Insertion			
Filter:	Search	+ - + Save Load Delete Delete All			
Net(s):	Add	Name Type Read Value Write Value			
n-107-					
Name	Type ^				
B_DOUT_1_c[6:0]	RAM64x18				
B DOUT 2 c[7:0]	RAM64x18				
▶ B_DOUT_c[5:0]	RAM64x18				
DFN1_0_Q:DFN1_0:Q Add	DFF				
DFN1_1_Z:DFN1_1:Q	DFF				
	U RAMONXIO				
CKAM_0/S0_0KAM_0_0KAM_K0C0/A_ADDK_NET(a	-1				
URAM_0\/sd_URAM_0_URAM_R0C0/B_ADDR_net[9					
URAM_0\/sd_URAM_0_URAM_R0C0/B_ADDR_net[9 b count_6_0_q[5:0]	DFF				
URAM_0\/sd_URAM_0_URAM_R0C0/B_ADDR_net[9 count_6_0_q[5:0] count_6_2_0_q[7:0]	DFF DFF				
URAM_0\vsd_URAM_0_URAM_ROCO/B_ADDR_net[9 0 count_6_0_q[5:0] 0 count_6_2_0_q[7:0] 0 count_7_0_q[6:0]	DFF DFF DFF				
URAM_0Vsd_URAM_0_URAM_ROC0/B_ADDR_net[9 0 count_6_0_q[5:0] 0 count_6_0_q[5:0] 0 count_7_0_q[6:0] 0 count_7_0_q[8:0]	DFF DFF DFF DFF				
URAM_0\/sd_URAM_0_URAM_ROCO/8_ADDR_net[9 0 count_6_0_q[5:0] 0 count_6_2_0_q[7:0] 0 count_7_0_q[6:0]	DFF DFF DFF	Read Active Probes Save Active Probes' Data Write Active Probes			
URAM_0Vsd_URAM_0_URAM_ROC0/8_ADDR_net[9 0 count_6_0_q[5:0] 0 count_6_0_q[5:0] 0 count_7_0_q[6:0] 0 count_7_0_q[6:0] 0 count_7_0_q[8:0]	DFF DFF DFF DFF	Read Active Probes Save Active Probes' Data) Write Active Probes			

- 1. Click Read Active Probe to read the value.
- 2. In the Write Value column, enter the value to write to the signal and then click Write Active Probes.


e/Active Probes Selection & X		FPGA Array debug data				
Hierarchical View Netlist View		Live Probes Active Probes Memory Blocks Probe Insertion				
Filter:	Search	+ - + + Sav	e Load	Delete	Delete All	
Net(s):	Add	Name	Туре	Read Value	Write Value	
	Add	DFN1_0_Q:DFN1_0:Q	DFF	1	0 -	
Name	Type 🔺	B_DOUT_c[5:0]	RAM64x18	6'h0E	6'h9	
DFNI_1_2:0FN1_1:Q URAM_0Vsd_URAM_0_URAM_ROCO/A_ADO URAM_0Vsd_URAM_0_URAM_ROCO/B_ADO 0 count_6_0_2(5:0) 0 count_6_0_2(6:0) 0 count_7_2_0_q(6:0) 0 count_7_2_0_q(8:0)						
•	•	Read Active Probes	Save Active Probes' Da	ta Write Ac	tive Probes	

How do I count the transitions on a signal?

If FHB IP is auto-instantiated in the design, you can use the Event Counter in the **Live Probes** tab to count the transitions on a signal.

To count the transitions on a signal:

- 1. Assign the desired signal to Live Probe Channel A.
- 2. Click the **Event Counter** tab and check the Activate Event Counter checkbox.



See Also

"Event Counter" on page 38

How do I monitor or measure a clock?

You can monitor a clock signal from the **Live Probe** tab when the design is synthesized and compiled with FHB Auto Instantiation turned on in Project Settings dialog box.

In the Live Probe tab, SmartDebug allows you to:

1. Measure all the FABCCC GL clocks by clicking the **User Clock Frequencies** tab, as shown in the figure below.

Microsemi

Active Probes Selection	8 ×	FPGA Array debug data	
lierarchical View Netlist Vie			
	ew	Live Probes Active Probes Memory Blocks Probe Insertion	
ilter:	Search	Delete	Delete All
instance(s):	Add	Name	Туре
Primitives		A_DOUT_0_c[8]:URAM_3\/sd_URAM_3_URAM_R0C4/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
URAM_0\ URAM_1\	E	A_DOUT_0_c[7]:URAM_3\/sd_URAM_3_URAM_R0C3/INST_RAM64x18_IP:A_DOUT[1]	RAM64x18
URAM_2\ URAM_3\		A_DOUT_0_c[6]:URAM_3\/sd_URAM_3_URAM_R0C3/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
count 6 0\	•	A_DOUT_0_c[5]:URAM_3\/sd_URAM_3_URAM_R0C2/INST_RAM64x18_IP:A_DOUT[1]	RAM64x18
Event Counter/Frequence	cy Monitor	A_DOUT_0_c[4]:URAM_3\/sd_URAM_3_URAM_R0C2/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
		A_DOUT_0_c[3]:URAM_3\/sd_URAM_3_URAM_R0C1/INST_RAM64x18_IP:A_DOUT[1]	RAM64x18
User Clocks	Frequency (MHz)	A_DOUT_0_c[2]:URAM_3\/sd_URAM_3_URAM_R0C1/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
1 FCCC_0_GL0	~24.5	A DOUT 0 c[1]:URAM_3\/sd URAM_3 URAM_R0C0/INST_RAM64x18_IP:A_DOUT[1]	RAM64x18
2 FCCC_0_GL1	~48.7		
3 FCCC_0_GL2	~97.4	A_DOUT_0_c[0]:URAM_3\/sd_URAM_3_URAM_R0C0/INST_RAM64x18_IP:A_DOUT[0]	RAM64x18
4 FCCC_0_GL3	~194.6		
	10.000		
		< III	•
		Assign to Channel A -> A_DOUT_0_c[8]:URAM_3\/sd_URAM_3_URAM_R0C4/INS	T_RAM64x18_IP
2		Assign to Channel B ->	
		Unassign Channels	
Event Counter Frequence	y Monitor User Clock Frequencies		

- 2. Monitor frequencies of any probe points by:
 - a. Assigning the desired signal to Live Probe Channel A.
 - b. Selecting the **Frequency Monitor** tab as shown in the following figure and checking the Activate Frequency Meter checkbox.

Microsemi

а 🔨 Міскоснір company



e/Active Probes Selection & ×	FPGA Array debug data	
Hierarchical View Netlist View	Live Probes Active Probes Memory Blocks Probe Insertion	
Filter: Search	Delete Delet	e All
Instance(s): Add	Name T	уре
> Trimitives	A_DOUT_0_c[8]:URAM_3\/sd_URAM_3_URAM_R0C4/INST_RAM64x18_IP:A_DOUT[0] RAM	164x18
▷ # URAM_0\ ▷ # URAM_1\	A_DOUT_0_c[7]:URAM_3\/sd_URAM_3_URAM_R0C3/INST_RAM64x18_IP:A_DOUT[1] RAM	164x18
B URAM_2\ B URAM_3\	A_DOUT_0_c[6]:URAM_3\/sd_URAM_3_URAM_R0C3/INST_RAM64x18_IP:A_DOUT[0] RAM	164x18
▷ 4 count 6 0\	A_DOUT_0_c[5]:URAM_3Vsd_URAM_3_URAM_R0C2/INST_RAM64x18_IP:A_DOUT[1] RAM	164×18
Event Counter/Frequency Monitor	A_DOUT_0_c[4]:URAM_3\/sd_URAM_3_URAM_R0C2/INST_RAM64x18_IP:A_DOUT[0] RAM	164x18
	A_DOUT_0_c[3]:URAM_3\vsd_URAM_3_URAM_ROC1/INST_RAM64x18_IP:A_DOUT[1] RAM	164x18
Activate Frequency Meter	A_DOUT_0_c[2]:URAM_3\/sd_URAM_3_URAM_R0C1/INST_RAM64x18_IP:A_DOUT[0] RAM	164x18
Monitor time (s): 5	A DOUT 0 c[1]:URAM 3\/sd URAM 3 URAM R0C0/INST RAM64x18 IP:A DOUT[1] RAM	164x18
Frequency (MHz): 0 Signal : A_DOUT_0_c[8]:URAM_3\/sd_URAM_3_URAM_R0C4/INST_RAf		164x18
	*	+
	Assign to Channel A -> A_DOUT_0_c[8]:URAM_3\/sd_URAM_3_URAM_R0C4/INST_RAM	4x18_IP
	Assign to Channel B ->	
Event Counter Frequency Monitor User Clock Frequencies	Unassign Channels	

How do I perform simple PRBS and loopback tests?

You can perform PRBS and loopback tests using the Debug SERDES option in SmartDebug.

To perform a PRBS test, in the Debug SERDES dialog box, select **PRBS Test** to run a PRBS test on-die or offdie For more information, see "Debug SERDES – PRBS Test" on page 59.

To perform a PRBS test, in the Debug SERDES dialog box, select PRBS Test to run a PRBS test on-die or offdie. For more information, see "Debug SERDES – PRBS Test" on page 59.

To perform a loopback test, in the Debug SERDES dialog box, select **Loopback Test** to run a near end serial loopback /far end PMA Rx to Tx loopback test. For more information, see "Debug SERDES – Loopback Test" on page 57.

How do I read LSRAM or USRAM content?

To read RAM content:

- 1. In the Debug FPGA Array dialog box, click the **Memory Blocks** tab.
- 2. Select the memory block to be read from the selection panel on the left of the window.



ory Blocks Selection	e ×	FPGA Array debug data
iter:	Search	Live Probes Active Probes Memory Blocks Probe Insertion
emory Blocks:	Select	User Design Memory Block: Data Width: Port Leed:
*********************************		Read Block Save Block Data Write Block

An "L" in the icon next to the block name indicates that it is a logical block, and a "P" in the icon indicates that it is a physical block. A logical block displays three fields in the Memory Blocks tab: User Design Memory Blocks, Data Width, and Port Used. A physical block displays two fields in the Memory Blocks tab: User Design Memory Block and Data Width.

- 3. Add the block in one of the following ways:
 - a. Click Select.
 - b. Right-click and choose Add.
 - c. Drag the block to the Memory Blocks tab.
- 4. Click Read Block to read the content of the block.

emory Blocks Selection	₽×	FPGA Arr	ay debu	data														
Filter: Searc	ı	Live Pr	obes	Active	Probes	Me	mory Bl	ocks	Probe	Insertio	n							
Memory Blocks: Selec	t	User De Data W	esign Me /idth:	mory Bl	ock:	Fabric_ 18-bit	Logic_0	/U3/F_0	_F0_U1									
Instance Tree	-	Port Us	ed:			Port A	8	-										
Fabric_Logic_0 A = U3			0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
 F_0_F0_U1 ramtmp_ramtmp_0_0 R: Primitives 		0000	00A83	08809	09008	14500	00010	00381	12028	00040	12080	04000	20214	02000	11080	20040	1C220	0A020
INST_RAM64x18_IP INST_RAM64x18_IP INST_RAM64x18_IP		0010	02700	04451	04001	08000	05000	32500	00120	00000	00080	00420	04019	1C800	00052	00106	00C22	10058
 ramtmp_ramtmp_0_0 Primitives 		0020	10400	00010	10000	14044	1C040	0810E	39425	0D990	10C14	00004	04001	10000	00100	00042	20100	08002
INST_RAM64x18_IP INST_RAM64x18_IP		0030	000 1B	00000	20808	0008A	00 1E0	28100	02883	00770	10020	04000	00000	00200	20004	22400	04006	0A090
 Image: anticipation of the second seco																		
INST_RAM64x18_IP							Read B	lock	Save	Block D	ata	Wri	te Block					
Image: a the second	-																	

See Also

"Memory Blocks (SmartFusion2, IGLOO2, RTG4)" on page 30"Memory Blocks (SmartFusion2, IGLOO2, RTG4)" on page 30

How do I change the content of LSRAM or USRAM?

To change the content of LSRAM or USRAM:

1. In the SmartDebug window, click **Debug FPGA Array**.



- 2. Click the Memory Blocks tab.
- 3. Select the memory block from the selection panel on the left of the window.

The second secon	e ×	
mory Blocks Selection		FPGA Array debug data
Filter:	Search	Live Probes Active Probes Memory Blocks Probe Insertion
Memory Blocks:	Select	User Design Memory Block: Data Width:
Instance Tree		Port Used:
Borner Add Borner Add Borner Add Borner Add Borner Remotes Borne		

An "L" in the icon next to the block name indicates that it is a logical block, and a "P" in the icon indicates that it is a physical block. A logical block displays three fields in the Memory Blocks tab: User Design Memory Blocks, Data Width, and Port Used. A physical block displays two fields in the Memory Blocks tab: User Design Memory Block and Data Width.

- 4. Add the memory block in one of the following ways:
 - a. Click Select.
 - b. Right-click and choose Add.
 - c. Drag the block to the Memory Blocks tab.
- 5. Click Read Block. The memory content matrix is displayed.
- 6. Select the memory cell value that you want to change and update the value.
- 7. Click **Write Block** to write to the device.

emory Blocks Selection	ē×	FPGA Arr	ay debu	g data														
Filter:	Search	Live Pr	obes	Active	Probes	Mer	nory Blo	cks	Probe I	nsertion								
Memory Blocks:	Select	User D Data V	esign Me Vidth:	mory Bl		Fabric_L 18-bit	.ogic_0/	U3/F_1	2_F1_U2	2								
Instance Tree	*	Port U	sed:			Port A		-										
4 💶 Fabric_Logic_0																		
U2	E		0	1	2	3	4	5	6	7	8	9	A	в	с	D	E	F
✓ 10 U3 ▷ 100 F_0_F0_U1										-			1000					-
F 10 F1 U2		0000	00083	3FFFF	00102	00088	01200	00824	00004	00304	00200	00E00	0006A	20001	00060	00050	00300	00000
> E F_11 F1 U2		0010	00000															
4 1 F_12_F1_U2		0010	00000	20410	20002	02101	00080	08016	02000	00200	UUUAU	00002	08000	10020	05004	00018	20008	08300
ramtmp_ram A Primitive		0020	0020C	00000	00000	00084	00080	02408	00001	02080	20000	00000	20000	00005	02000	02012	00C01	00454
	T_RAM64x18_IP	0030	02400	10001	00001	04000	00400	00002	01201	00004	00020	01C00	02040	10008	07242	18102	24041	02044
F_14_F1_U2																		
F_15_F1_U2 F_16_F1_U2						1.0						_		2.002				
F_16_F1_02 F_17_F1_02							Read B	ock	Save	Block Da	ta	Writ	te Block					
F 18 F1 U2																		
> 1 F 19 F1 U2	•																	

See Also

"Memory Blocks (SmartFusion2, IGLOO2, RTG4)" on page 30"Memory Blocks (SmartFusion2, IGLOO2, RTG4)" on page 30



How do I read the health check of the SERDES?

You can read the SERDES health check using the following Debug SERDES options:

 Review the Configuration Report, which returns PMA Ready, TxPLL status, and RxPLL status. For SERDES to function correctly, PMA ready should be true, and TxPLL and RxPLL status should be locked. The Configuration Report can be found in the Debug SERDES dialog box under Configuration. See Debug SERDES (SmartFusion2, IGLOO2, and RTG4).

Debug SERDES		Designation .	2 ×
	SERDES Blods: SERDES F_0 • SERDES Lanes: © Lane 0 © Lane 1 © Lane 2 © Lane 3 Lane 0 Reset Lane 1 Reset Lane 2 Reset Lane 3 Reset		
Debug SERDES	Configuration Report:		
Configuration First PRBS Test Loopback Test	Serdes Bok SERDESIP_0: Lare SO: PMA Ready: True TrolL status: Locked RoUL status: Locked Lane mode: EPCS (custom) PMA Ready: True TrolL status: Locked Lane mode: EPCS (custom) PMA Ready: True TrolL status: Locked RoUL status: Locked RoUL status: Locked Lare 3: Lare mode: EPCS (custom) PMA Ready: True TrolL status: Locked RoUL status: Locked RoUL status: Locked RoUL status: Locked RoUL status: Locked RoUL status: Locked		 Refresh Report E
	SERDES Register Read or Write: Script:		Execute
Hep			Close

2. Run the **PRBS Test**, which is a Near End Serial Loopback tests on selected lanes. This should result in 0 errors in the Cumulative Error Count column. See "Debug SERDES – PRBS Test" on page 59.

Where can I find files to compare my contents/settings?

FlashROM

You can compare the FlashROM content in the device with the data in the PDB file. You can find the PDB in the <Libero IDE project>/Designer/Impl directory.

Embedded Flash Memory (NVM)

You can compare the Embedded Flash Memory content in the device with the data in the PDB file. You can find the PDB in the <Libero IDE project>/Designer/Impl directory.

What is a UFC file? What is an EFC file?

UFC is the User FlashROM Configuration file, generated by the FlashROM configurator; it contains the partition information set by the user. It also contains the user-selected data for region types with static data. However, for AUTO INC and READ FROM FILE, regions the UFC file contains only:

- Start value, end value, and step size for AUTO_INC regions, and
- File directory for READ_FROM_FILE regions

EFC is the Embedded Flash Configuration file, generated by the Flash Memory Builder in the Project Manager <u>Catalog</u>; it contains the partition information and data set by the user.

Both UFC and EFC information is embedded in the PDB when you generate the PDB file.



Is my FPGA fabric enabled?

When your FPGA fabric is programmed, you will see the following statement under Device State in the Device Status report:

FPGA Array Status: Programmed and Enabled

If the FPGA fabric is not programmed, the Device State shows:

FPGA Array Status: Not Enabled

Is my Embedded Flash Memory (NVM) programmed?

To figure out if your NVM is programmed, read out and view the NVM content or perform verification with the PDB file.

To examine the NVM content, see the <u>FlashROM Memory Content Dialog Box</u>.

How do I display Embedded Flash Memory (NVM) content in the Client partition?

You must load your PDB into your FlashPro project in order to view the Embedded Flash Memory content in the Client partition. To view NVM content in the client partition:

- 1. Load your PDB into your FlashPro project.
- 2. Click Inspect Device.
- 3. Click View Flash Memory Content.
- 4. Choose a block from the drop-down menu.
- 5. Select a client.
- 6. Click **Read from Device**. The Embedded Flash Memory content from the device appears in the Flash Memory dialog box.

How do I know if I have Embedded Flash Memory (NVM) corruption?

When Embedded Flash Memory is <u>corrupted</u>, <u>checking Embedded Flash Memory</u> may return with any or all of the following page status:

- ECC1/ECC2 failure
- Page write count exceeds the 10-year retention threshold
- Page write count is invalid
- Page protection is set illegally (set when it should not be)

See the How do I interpret data in the Flash Memory (NVM) Status Report? topic for details.

If your Embedded Flash Memory is corrupted, you can recover by reprogramming with original design data. Alternatively, you can 'zero-out' the pages by using the Tcl command <u>recover_flash_memory</u>.

Why does Embedded Flash Memory (NVM) corruption happen?

Embedded Flash Memory corruption occurs when Embedded Flash Memory programming is interrupted due to:

- Supply brownout; monitor power supplies for brownout conditions. For SmartFusion monitor the VCC_ENVM/VCC_ROSC voltage levels; for Fusion, monitor VCC_NVM/VCC_OSC.
- Reset signal is not properly tied off in your design. Check the Embedded Memory reset signal.

How do I recover from Embedded Flash Memory corruption?

Reprogram with original design data or 'zero-out' the pages by using the Tcl command recover flash memory.



What is a JTAG IR-Capture value?

JTAG IR-Capture value contains private and public device status values. The public status value in the value read is ISC_DONE, which indicates if the FPGA Array is programmed and enabled.

The ISC_DONE signal is implemented as part of IEEE 1532 specification.

What does the ECC1/ECC2 error mean?

ECC is the Error Correction Code embedded in each Flash Memory page.

ECC1 – One bit error and correctable.

ECC2 - Two or more errors found, and not correctable.

What happens if invalid firmware is loaded into eNVM in SmartFusion2 devices?

When invalid firmware is loaded into eNVM in SmartFusion2 devices, Cortex-M3 will not be able to boot and issues reset to MSS continuously. eNVM content using View Flash Memory content will read zeroes in SmartDebug.

To verify that your FlashROM is programmed, <u>read out and view the FlashROM content</u> or perform verification with the PDB file by selecting the <u>VERIFY</u> or <u>VERIFY_FROM</u> action in FlashPro.

Can I compare serialization data?

To compare the serialization data, you can read out the FlashROM content and visually check data in the serialization region. Note that a serialization region can be an AUTO_INC or READ_FROM_FILE region. For serialization data in the AUTO_INC region, check to make sure that the data is within the specified range for that region.

For READ_FROM_FILE region, you can search for a match in the source data file.

Can I tell what security options are programmed in my device?

To determine the programmed security settings, run the Device Status option from the Inspect Device dialog and examine the Security Section in the report.

This section lists the security status of the FlashROM, FPGA Array and Flash Memory blocks.

How do I interpret data in the Device Status report?

The Device Status Report generated from the FlashPro SmartDebug Feature contains the following sections:

- IDCode (see below)
- User Information
- Device State
- Factory Data
- Security Settings



How do I interpret data in the Flash Memory (NVM) Status Report?

The Embedded Flash Memory (NVM) Status Report generated from the FlashPro SmartDebug feature consists of the page status of each NVM page. For example:

```
Flash Memory Content [ Page 34 to 34 ]
FlashMemory Page #34:
Status Register(HEX): 00090000
Status ECC2 check: Pass
```

Data ECC2 Check: Pass

Write Count: Pass (2304 writes) Total number of pages with status ECC2 errors: 0 Total number of pages with data ECC2 errors: 0 Total number of pages with write count out of range: 0 FlashMemory Check PASSED for [Page 34 to 34] The 'check_flash_memory' command succeeded. The Execute Script command succeeded.

Table 1 · Embedded Flash Memory Status Report Description

Flash Memory Status Info	Description
Status Register (HEX)	Raw page status register captured from device
Status ECC2 Check	Check for <u>ECC2 issue</u> in the page status
Data ECC2 Check	Check for <u>ECC2 issue</u> in the page data
Write Count	Check if the page-write count is within the expected range. The expected write count is greater than or equal to: 6,384 - SmartFusion devices 2,288 - Fusion devices Note: Write count, if corrupted, cannot be reset to a valid value within the customer flow;invalid write count will not prevent device from being programmed with the FlashPro tool. The write count on all good eNVM pages is set to be 2288 instead of 0 in the manufacturing flow. The starting count of the eNVM is 2288. Each time the page is programmed or erased the count increments by one. There is a Threshold that is set to 12288, which equals to 3 * 4096. Since the threshold can only be set in multiples of 4096 (2^12), to set a 10,000 limit, the Threshold is set to 12288 and the start count is set to 2288; and thus the eNVM has a 10k write cycle limit. After the write count exceeds the threshold, the STATUS bit goes to 11 when attempting to erase/program the page.



Device Status Report

IDCode

The IDCode section shows the raw IDCode read from the device. For example, in the Device Status report for an AFS600 device, you will find the following statement:

IDCode (HEX): 233261cf

The IDCode is compliant to IEEE 1149.1. The following table lists the IDCode bit assignments:

Table 2 ·	IDCode	Bit Assi	gnments
-----------	--------	----------	---------

Bit Field (little endian)	Example Bit Value for AFS600 (HEX)	Description
Bit [31-28] (4 bits)	2	Silicon Revision
Bit [27-12] (16 bits)	3326	Device ID
Bit [11-0] (12 bits)	1cf	IEEE 1149.1 Manufacturer ID for Microsemi

User Info

The User Information section reports the information read from the User ROW (UROW) of IGLOO, ProASIC3, SmartFusion and Fusion devices. The User Row includes user design information as well as troubleshooting information, including:

- Design name (10 characters max)
- Design check sum (16-bit CRC)
- Last programming setup used to program/erase any of the silicon features.
- FPGA Array / Fabric programming cycle count

For example:

```
User Information:
UROW data (HEX): 603a04e0a1c2860e59384af926fe389f
Programming Method: STAPL
Programmer: FlashPro3
Programmer Software: FlashPro vX.X
Design Name: ABCBASICTO
Design Check Sum: 603A
Algorithm Version: 19
Array Prog. Cycle Count: 19
```

Table 3 · Device Status Report User Info Description

Category	Field	Description
User Row Data	(Example) UROW data (HEX): 603a04e0a1c2860e59384af926fe389f	Raw data from User Row (UROW)



Category	Field	Description
Programming Troubleshooting Info	(Example) Programming Method: STAPL Programmer: FlashPro3 Programmer Software: FlashPro v8.6 Algorithm Version: 19	Known programming setup used. This includes: Programming method/file, programmer and software. It also includes programming Algorithm version used.
Design Info	(Example) Design Name: ABCASICTO Design Check Sum: 603A	Design name (limited to 10 characters) and check sum. Design check sum is a 16-bit CRC calculated from the fabric (FPGA Array) datastream generated for programming. If encrypted datastream is generated selected, the encrypted datastream is used for calculating the check sum.

Device State

The device state section contains:

- IR-Capture register value, and
- The FPGA status

The IR-Capture is the value captured by the IEEE1149.1 instruction register when going through the IR-Capture state of the IEEE 1149.1 state machine. It contains information reflecting some of the states of the devices that is useful for troubleshooting.

One of the bits in the value captured is the ISC_DONE value, specified by IEEE 1532 standard. When the value is '1' it means that the FPGA array/fabric is programmed and enabled. This is available for IGLOO, ProASIC3, SmartFusion and Fusion devices.

For example:

```
Device State:
IRCapture Register (HEX): 55
FPGA Array Status: Programmed and enabled
```

For a blank device:

Device State: IRCapture Register (HEX): 51 FPGA Array Status: Not enabled

Factory Data

The Factory Data section lists the Factory Serial Number (FSN). Each of the IGLOO, ProASIC3, SmartFusion and Fusion devices has a unique 48-bit FSN.

Security

The security section shows the security options for the FPGA Array, FlashROM and Flash Memory (NVM) block that you programmed into the device.

For example, using a Fusion AFS600 device:

Security:

SmartDebug User Guide



```
Security Register (HEX): 000000088c01b
FlashROM
Write/Erase protection: Off
Read protection: Off
Encrypted programming: Off
FPGA Array
Write/Erase protection: Off
Verify protection: Off
Encrypted programming: Off
FlashMemory Block 0
Write protection: On
Read protection: On
Encrypted programming: Off
FlashMemory Block 1
Write protection: On
Read protection: On
Encrypted programming: Off
```

Security Status Info	Description
Security Register (HEX)	Raw data captured from the device's security status register
Write/Erase Protection	Write protection is applicable to FlashROM, FPGA Array (Fabric)and Flash Memory (NVM) blocks. When On, the Silicon feature is write/erase protected by user passkey.
Read Protection	Read protection is applicable to FlashROM and Flash Memory (NVM) blocks. When On, the Silicon feature is read protected by user passkey.
Verify Protection	Verify Protection is only applicable to FPGA Array (Fabric) only. When On, the FPGA Array require user passkey for verification.
	Reading back from the FPGA Array (Fabric) is not supported.
	Verification is accomplished by sending in the expected data for verification.
Encrypted Programming	Encrypted Programming is supported for FlashROM, FPGA Array (Fabric) and Flash Memory (NVM) blocks. When On, the silicon feature is enable for encrypted programmed. This allows field design update with encrypted datastream so the user design is protected.

Encrypted Programming

To allow encrypted programming of the features, the target feature cannot be Write/Erase protected by user passkey.

The security settings of each silicon feature when they are enabled for encrypted programming are listed below.

FPGA Array (Fabric)

Write/Erase protection: Off Verify protection: Off Encrypted programming: On



Set automatically by Designer or FlashPro when you select to enable encrypted programming of the FPGA Array (Fabric). This setting allows the FPGA Array (Fabric) to be programmed and verified with an encrypted datastream.

FlashROM

```
Write/Erase protection: Off
Read protection: On
Encrypted programming: On
```

Set automatically by Designer or FlashPro when you select to enable encrypted programming of the FlashROM. This setting allows the FlashROM to be programmed and verified with an encrypted datastream.

FlashROM always allows verification. If encrypted programming is set, verification has to be performed with encrypted datastream.

Designer and FlashPro automatically set the FlashROM to be read protected by user passkey when encrypted programming is enabled. This protects the content from being read out of the JTAG port after encrypted programming.

Flash Memory (NVM) Block

```
Write/Erase protection: Off
Read protection: On
Encrypted programming: On
```

The above setting is set automatically set by Designer or FlashPro when you select to enable encrypted programming of the Flash Memory (NVM) block. This setting allows the Flash Memory (NVM) block to be programmed with an encrypted datastream.

The Flash Memory (NVM) block does not support verification with encrypted datastream.

Designer and FlashPro automatically set the Flash Memory (NVM) block to be read protected by user passkey when encrypted programming is enabled. This protects the content from being read out of the JTAG port after encrypted programming.