

**HB0832**  
**CoreSDIRX v2.2**  
**Handbook**



---

a  **MICROCHIP** company

---

# 1 Revision History

---

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## 1.1 Revision 3.0

Updated for CoreSDIRX v2.2.

## 1.2 Revision 2.0

Updated for CoreSDIRX v2.1.

## 1.3 Revision 1.0

Revision 1.0 was the first publication of this document. Created for CoreSDIRX v2.0.

---

## 2 References

---

SMPTE ST 259 -SDTV Digital Signal/Data - Serial Digital Interface

SMPTE ST 292-1 - 1.5 Gb/s Signal/Data Serial Interface

SMPTE ST 424 - 3 Gb/s Signal/Data Serial Interface

AMBA 3 APB Protocol Specification

UG0667 - Microsemi PolarFire FPGA User Guide

## Contents

---

<b>1</b>	<b>Revision History</b> .....	<b>2</b>
1.1	Revision 3.0.....	2
1.2	Revision 2.0.....	2
1.3	Revision 1.0.....	2
<b>2</b>	<b>References</b> .....	<b>3</b>
<b>3</b>	<b>Introduction</b> .....	<b>8</b>
3.1	Overview.....	8
3.2	Features .....	8
3.3	Core Version.....	8
3.4	Supported Families .....	8
3.5	Device Utilization and Performance .....	9
<b>4</b>	<b>Functional Description</b> .....	<b>10</b>
4.1	SDI Descrambler and NRZI Decoder.....	10
4.2	SDI Frame Synchronizer .....	10
4.3	SDI Frame Parser.....	11
4.4	SDI CRC Checker.....	11
4.5	Active Video and Ancillary Data Handler .....	11
4.6	TRS and LN Extractor.....	11
4.7	SDI Arbiter.....	11
4.8	Configuration and Status Module .....	12
<b>5</b>	<b>Register Map</b> .....	<b>13</b>
5.1	CFG_SDI .....	14
5.2	STAT_SDI.....	15
<b>6</b>	<b>Interface</b> .....	<b>16</b>
6.1	Configuration Parameters .....	16
6.2	Ports.....	16
<b>7</b>	<b>Timing Diagrams</b> .....	<b>20</b>
7.1	APB Interface .....	20
7.2	Uncompressed Video Interface .....	20
<b>8</b>	<b>Tool Flow</b> .....	<b>23</b>
8.1	License .....	23
8.2	SmartDesign.....	23
8.3	Simulation in Libero .....	24
8.4	Synthesis in Libero .....	24



- 8.5 Place-and-Route in Libero..... 24
- 9 Testbench ..... 25
  - 9.1 User Test-bench ..... 25
- 10 System Integration ..... 27
  - 10.1 CoreSDIRX System Integration for 3G/HD-SDI mode ..... 27
  - 10.2 CoreSDIRX System Integration for SD-SDI mode..... 28

## List of Figures

---

Figure 1 CoreSDIRX Functional Block Diagram .....	10
Figure 2 Uncompressed Video Interface Timing Diagram during Active Video Region in HD/3G-SDI mode .....	21
Figure 3 Uncompressed Video Interface Timing Diagram during Vertical Blanking Region in HD/3G-SDI mode.....	21
Figure 4 Uncompressed Video Interface Timing Diagram during Active Video Region in SD-SDI mode .....	21
Figure 5 Uncompressed Video Interface Timing Diagram during Vertical Blanking Region in SD-SDI mode .....	22
Figure 6 CoreSDIRX Instance View.....	23
Figure 7 Configuring CoreSDIRX in SmartDesign .....	24
Figure 8 CoreSDIRX User Test-bench .....	25

## List of Tables

---

Table 1 Device Utilization .....	9
Table 2 Register Map .....	13
Table 3 SDI Configuration Register .....	14
Table 4 SDI Configuration Register Bit Field Description.....	14
Table 5 SDI Status Register .....	15
Table 6 SDI Status Register Bit Field Description.....	15

---

## 3 Introduction

---

### 3.1 Overview

CoreSDIRX DirectCore IP is a Serial Digital Interface (SDI) De-framer. CoreSDIRX supports Standard Definition SDI (SD-SDI) Level C, High Definition SDI (HD-SDI) and 3 Gigabits per second SDI (3G-SDI) Level A SDI standards defined by the Society of Motion Picture and Television Engineers (SMPTE).

### 3.2 Features

CoreSDIRX supports the following features:

- Compliant with SMPTE 259 (SD-SDI) standard
- Compliant with SMPTE 292 (HD-SDI) standard.
- Compliant with SMPTE 424 (3G-SDI ) standard.
- Supports data rates 270 Mb/s and 270/1.001 Mb/s for SD-SDI Level C mode.
- Supports data rates 1.485 Gb/s and 1.485/1.001 Gb/s for HD-SDI mode.
- Supports data rates 2.97 Gb/s and 2.97/1.001 Gb/s for 3G-SDI Level A mode.
- Performs Non-Return-to-Zero Inverted (NRZI) decoding and descrambling.
- Performs word alignment of SDI data stream.
- Extracts timing reference information from Start of Active Video (SAV) and End of Active Video (EAV) packets.
- Extracts line number information from Line Number (LN) packets (in HD-SDI or 3G-SDI mode only).
- Performs Cyclic Redundancy Check (CRC) on SDI data stream (in HD-SDI or 3G-SDI mode only).
- Identifies and extracts video data and ancillary data.

### 3.3 Core Version

This handbook is for CoreSDIRX version 2.2.

### 3.4 Supported Families

- PolarFire®



### 3.5 Device Utilization and Performance

Device utilization and performance data is provided in [Table 1](#) for the supported device families. The data listed in this table is indicative only. The overall device utilization and performance of the core is system dependent.

**Table 1 Device Utilization**


Family (Device)	Logic Elements				Performance (in MHz)	
	Sequential (DFF)	Combinatorial (4LUT)	Total	Percentage	RX_CLK Frequency	PCLK Frequency
PolarFire (MPF300T_ES)	3026	6279	9305	1.55	166	313

**Note:** The data in the Table 1 is achieved using typical synthesis and layout settings. Frequency (in MHz) was set to 100 and speed grade was Standard.

## 4 Functional Description

CoreSDIRX is a SDI Deframer. CoreSDIRX extracts the video data from the SDI data stream. Figure 1 shows the Functional block diagram of CoreSDIRX. The major blocks are SDI Descrambler and NRZI Decoder, SDI Frame Synchronizer, SDI Frame Parser, SDI CRC Checker, Active Video and Ancillary data handler, TRS and LN Extractor. The core has three interfaces, which are: Uncompressed Video Interface, Transceiver Interface, and APB Slave Interface. For more information on the interfaces refer Interface section.

Figure 1 CoreSDIRX Functional Block Diagram



### 4.1 SDI Descrambler and NRZI Decoder

SDI Descrambler and NRZI Decoder block performs the NRZI decoding and SDI Descrambling on the incoming SDI data stream. NRZI decoding is performed as per the polynomial specified in the SMPTE SD/HD/3G-SDI specification

$$G_2(X) = X + 1$$

The descrambling is performed as per the polynomial specified in the SMPTE SD/HD/3G-SDI specification

$$G_1(X) = X^9 + X^4 + 1$$

### 4.2 SDI Frame Synchronizer

The deserialized data from the Transceiver may not be aligned to the word boundary. This block detects the number of bit shift in the data word by checking for the header (3FF<sub>h</sub>, 000<sub>h</sub>, 000<sub>h</sub>) sequence

present in the SDI stream. Once the number of bit shift is detected, the data words are aligned for the required word boundary.

HD/3G-SDI Frame Synchronizer performs frame synchronization when core is configured in HD-SDI or 3G-SDI mode. SD-SDI Frame Synchronizer performs frame synchronization when core is configured in SD-SDI mode.

### 4.3 SDI Frame Parser

This block parses the aligned SDI data stream and separates out the active video data, ancillary data, EAV / SAV packets, line number packets and CRC packets. The line number packets and CRC packets are extracted in HD-SDI or 3G-SDI mode only. This block indicates whenever a new video frame is received on the SDI data stream by asserting NEW\_FRAME\_FLAG for one cycle of receive clock.

HD/3G-SDI Frame Parser performs frame parsing when core is configured in HD-SDI or 3G-SDI mode. SD-SDI Frame Parser performs frame parsing when core is configured in SD-SDI mode.

### 4.4 SDI CRC Checker

SDI CRC checker block performs the CRC check on the SDI data stream. The CRC check is performed for every line of the video data. The 18-bit CRC computed by CRC checker is compared with the 18-bit CRC data recovered from the CRC packets available in the SDI data stream. Core does CRC check for both Color-difference channel and Luma channel data. This block indicates whenever CRC error is detected by asserting CRC\_A\_ERR\_FLAG for one cycle of receive clock. CRC checking is performed in HD-SDI or 3G-SDI mode only. CRC checking is as per CRC polynomial specified in the SMPTE HD/3G-SDI specification

$$\text{CRC}(X) = X^{18} + X^5 + X^4 + 1$$

### 4.5 Active Video and Ancillary Data Handler

This block handles the active video data and ancillary data. This block counts the number of samples received in each video line. This block generates the V-synch, H-synch and other data marks. Refer [Ports](#) description for more information on sample number and data marks.

### 4.6 TRS and LN Extractor

This block decodes the line number data from the LN packets extracted out from the SDI data stream by frame parser module. This block extracts the XYZ word from the EAV / SAV packets separated out from the SDI data stream by the frame parser.

### 4.7 SDI Arbiter

This module outputs the video data, ancillary data, line number, XYZ word, data marks and sample number data received from TRS and LN extractor block and data handler block on the uncompressed video interface aligned with the respective data valid signals.

## 4.8 Configuration and Status Module

This block configures the core for selected configuration based on the data written into configuration register. This block allows reading the status of the core. The configuration register and status registers are accessible through the APB interface. For more information on the registers refer [Register Map](#) section.

## 5 Register Map

The table lists registers available in CoreSDIRX. These registers can be accessed through APB Interface.

**Table 2 Register Map**

Address	Register Name	Type	Width	Reset value	Description
0x00	CFG_SDI	R/W	32	0x00000082	SDI Configuration Register.
0x10	STAT_SDI	R	32	0x00000000	SDI Status Register. Reports back the actual SDI configuration for which the core is currently working.
0x14	SDI_FRM_CNT	R	32	0x00000000	SDI frame count register. This register counts the number of SDI frames received. This is a roll-over count.
0x18	CRC_A_ERR_CNT	R	32	0x00000000	CRC error count register. This register counts the number of times CRC error(s) encountered in the received SDI frame(s). This is a roll-over count.

## 5.1 CFG\_SDI

Register to configure the core for required mode color and Chroma subsampling.

**Table 3 SDI Configuration Register**

Address	Register Name	Type	Width	Reset value	Description
0x00	CFG_SDI	R/W	32	0x00000082	SDI Configuration Register

**Table 4 SDI Configuration Register Bit Field Description**

Bit	Name	Type	Reset Value	Description												
31:25	Reserved	-	-	-												
24	VALID	R/W	1	Valid bit. Active High. Indicates the configuration data is valid												
23:10	Reserved	-	-	-												
9:6	MODE	R/W	0010	<b>SDI Mode Type</b> 0010: HD-SDI 0000: SD-SDI - Level C 0101: 3G-SDI - Level A Other values are reserved.												
5:3	Reserved	-	-	-												
2:0	COLOR	R/W	010	<b>SDI Color Type</b> <table border="1" data-bbox="766 1052 1284 1220"> <thead> <tr> <th>Value</th> <th>Color Coding</th> <th>Chroma Subsampling</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>RGB</td> <td>4:4:4</td> </tr> <tr> <td>001</td> <td>YCbCr</td> <td>4:4:4</td> </tr> <tr> <td>010</td> <td>YCbCr</td> <td>4:2:2</td> </tr> </tbody> </table> <p>Other values are reserved.</p>	Value	Color Coding	Chroma Subsampling	000	RGB	4:4:4	001	YCbCr	4:4:4	010	YCbCr	4:2:2
Value	Color Coding	Chroma Subsampling														
000	RGB	4:4:4														
001	YCbCr	4:4:4														
010	YCbCr	4:2:2														

## 5.2 STAT\_SDI

Register to get status of the core configuration in which it is currently working.

**Table 5 SDI Status Register**

Address	Register Name	Type	Width	Reset Value	Description
0x10	STAT_SDI	R	32	0x00000000	SDI Status Register. Provides the status of the core configuration in which it is currently working.

**Table 6 SDI Status Register Bit Field Description**

Bit	Name	Type	Reset Value	Description												
31:10	Reserved	R	-	-												
9:6	MODE	R	0000	<b>SDI Mode Type</b> 0010: HD-SDI 0000: SD-SDI - Level C 0101: 3G-SDI - Level A Other values are reserved.												
5:3	Reserved	-	-	-												
2:0	COLOR	R	000	<b>SDI Color Type</b> <table border="1" data-bbox="841 961 1360 1129"> <thead> <tr> <th>Value</th> <th>Color Coding</th> <th>Chroma Subsampling</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>RGB</td> <td>4:4:4</td> </tr> <tr> <td>001</td> <td>YCbCr</td> <td>4:4:4</td> </tr> <tr> <td>010</td> <td>YCbCr</td> <td>4:2:2</td> </tr> </tbody> </table> Other values are reserved.	Value	Color Coding	Chroma Subsampling	000	RGB	4:4:4	001	YCbCr	4:4:4	010	YCbCr	4:2:2
Value	Color Coding	Chroma Subsampling														
000	RGB	4:4:4														
001	YCbCr	4:4:4														
010	YCbCr	4:2:2														

## 6 Interface

CoreSDIRX has following three interfaces:

### Uncompressed Video Interface

A simple custom video data interface that outputs the uncompressed video data extracted from the incoming SDI data stream. CoreSDIRX outputs the uncompressed video as described in the Timing Diagram section.

### Transceiver Interface

This interface accepts the 40-bit parallel data recovered by the Transceiver from the SDI data stream. The data from Transceiver is received at the rate at which the Transceiver is configured to operate in selected SDI mode SD/HD/3G-SDI.

### APB Slave Interface

The APB interface provides access to the Configuration and Status registers of CoreSDIRX.

### 6.1 Configuration Parameters

There are no configurable parameters / generics.

### 6.2 Ports

The port signals for CoreSDIRX are described in the following table.

Port Name	Width	Type	Description																		
<b>Reset</b>																					
PRESETN	1	Input	Active LOW asynchronous reset. Asynchronous assertion and synchronous de-assertion. This reset is synchronized and used inside the core with respect to each of the clock inputs.																		
<b>Clocks</b>																					
PCLK	1	Input	APB system clock. All APB interface signals are clocked on the rising edge of this signal.																		
RX_CLK	1	Input	Receive clock from Transceiver. All the Transceiver interface signals and uncompressed video interface signals are clocked on rising edge of this clock. Recommended to connect LANEx_RX_CLK of Transceiver. <table border="1" data-bbox="727 1549 1464 1837"> <thead> <tr> <th>Mode</th> <th>Data rate</th> <th>TX_CLK frequency</th> </tr> </thead> <tbody> <tr> <td rowspan="2">3G-SDI Level A</td> <td>2.97 Gb/s</td> <td>74.25 MHz</td> </tr> <tr> <td>2.97/1.001 Gb/s</td> <td>74.25/1.001 MHz</td> </tr> <tr> <td rowspan="2">HD-SDI</td> <td>1.485 Gb/s</td> <td>37.125 MHz</td> </tr> <tr> <td>1.485/1.001 Gb/s</td> <td>37.125/1.001 MHz</td> </tr> <tr> <td rowspan="2">SD-SDI</td> <td>270 Mb/s</td> <td>6.75 MHz</td> </tr> <tr> <td>270/1.001 Mb/s</td> <td>6.75/1.001 MHz</td> </tr> </tbody> </table>	Mode	Data rate	TX_CLK frequency	3G-SDI Level A	2.97 Gb/s	74.25 MHz	2.97/1.001 Gb/s	74.25/1.001 MHz	HD-SDI	1.485 Gb/s	37.125 MHz	1.485/1.001 Gb/s	37.125/1.001 MHz	SD-SDI	270 Mb/s	6.75 MHz	270/1.001 Mb/s	6.75/1.001 MHz
Mode	Data rate	TX_CLK frequency																			
3G-SDI Level A	2.97 Gb/s	74.25 MHz																			
	2.97/1.001 Gb/s	74.25/1.001 MHz																			
HD-SDI	1.485 Gb/s	37.125 MHz																			
	1.485/1.001 Gb/s	37.125/1.001 MHz																			
SD-SDI	270 Mb/s	6.75 MHz																			
	270/1.001 Mb/s	6.75/1.001 MHz																			



Port Name	Width	Type	Description
<b>Transceiver Interface</b>			
SDI_DATA_VALID	1	Input	Receive data valid from Transceiver. Recommended to connect LANEx_RX_VAL of Transceiver.
SDI_DATA	40	Input	Receive data from Transceiver. Recommended to connect LANEx_RX_DATA of Transceiver.
<b>Uncompressed Video Interface</b>			
DATA_VALID	8	Output	Data Valid signal. This signal indicates which of the uncompressed video interface signal is valid. The bits are defined as follows and indicates: [7] Video data is valid. Accompanies: VIDEO_DATA DATA_MARKS SAMPLE_NO [6] Reserved [5] Ancillary data is valid. Accompanies: ANCILLARY_DATA SAMPLE_NO [4] Reserved [3] Reserved [2] Reserved [1] TRS (EAV or SAV) packet is valid. Accompanies: XYZ_WORD [0] Line number data is valid. Accompanies LINE_NO <b>Note:</b> DATA_VALID [0] bit is tied to zero when core is configured in SD-SDI mode.
XYZ_WORD	10	Output	The EAV or SAV word recovered from the TRS packet of the incoming SDI data stream. XYZ_WORD updates with the DATA_VALID [1] bit and remains static until the next TRS (SAV or EAV) packet.
LINE_NO	11	Output	Current line number of the video frame recovered from LNO and LN1 packets of the incoming SDI data stream. LINE_NO updates aligned with DATA_VALID [0] bit and remains static until the next line number data is recovered. LINE_NO is tied to zero when core is configured in SD-SDI mode.
ANCILLARY_DATA	40	Output	ANCILLARY_DATA output recovered from the SDI frame. This port updates aligned with the DATA_VALID [5] bit. ANCILLARY_DATA [39:30] is the first 10 bit data word out of the 40-bit aligned word recovered from the SDI data stream. ANCILLARY_DATA [29:20] is the second 10 bit data word out of the 40-bit word recovered from the SDI data stream. ANCILLARY_DATA [19:10] is the third 10 bit data word out of the 40-bit word recovered from the SDI data stream. ANCILLARY_DATA [9:0] is the last 10 bit data word out of the 40-bit word recovered from the SDI data stream.
VIDEO_DATA	40	Output	Active video data recovered from incoming SDI data stream.

Port Name	Width	Type	Description
			<p>VIDEO_DATA updates aligned with DATA_VALID [7] bit.</p> <p>Each 10 bit of the video data corresponds to C or Y channel data</p> <p>VIDEO_DATA [39:30] - <b>Cb</b> data (Blue difference chroma sample)</p> <p>VIDEO_DATA [29:20] - <b>Y0</b> data (Luma sample 0)</p> <p>VIDEO_DATA [19:10] - <b>Cr</b> data (Red difference chroma sample)</p> <p>VIDEO_DATA [ 9: 0] - <b>Y1</b> data (Luma sample 1)</p>
DATA_MARKS	8	Output	<p>DATA_MARKS recovered from incoming SDI frame.</p> <p>This port updates aligned with DATA_VALID [7] bit. This port indicates which 10-bit of the VIDEO_DATA output is the first and the last sample of an active video frame and an active video line. DATA_MARKS is valid for only one clock cycle of RX_CLK.</p> <p>The bits are defined as follows and indicates</p> <p>[7] 1st 10-bit word in VIDEO_DATA is 1st sample of the active video frame ("V-Synch")</p> <p>[6] 1st 10-bit word in VIDEO_DATA is 1st sample of the active video line ("H-Synch")</p> <p>[5] This is the last sample of the active video for this line of video.</p> <p>[4] This is the last of the active video samples for this frame.</p> <p>[3:0] Reserved</p>
SAMPLE_NO	16	Output	<p>Sample number of the video data or ancillary data.</p> <p>SAMPLE_NO indicates the current sample number of the active video data when DATA_VALID [7] bit is asserted. The count begins with sample 0 as the first sample after the SAV packet and counts up from there until EAV packet.</p> <p>SAMPLE_NO indicates the current sample number of the ancillary data when DATA_VALID [5] bit is asserted. The count begins with sample 0 as the first sample after the CRC packet and counts up from there until SAV packet in the horizontal ancillary data space (HANC). The count begins with sample 0 as the first sample after the SAV packet and counts up from there until EAV packet in the vertical ancillary data space (VANC).</p> <p>For 4:2:2 chroma subsampling, sample number data increments by 2 with every new data output.</p> <p>For 4:4:4 chroma subsampling sample number increments by 1 with every new data output.</p>
<b>FLAGS</b>			
NEW_FRAME_FLAG	1	Output	<p>SDI new frame flag.</p> <p>This flag goes high for one clock cycle of receive clock indicating a new video frame is received.</p>
CRC_A_ERR_FLAG	1	Output	<p>CRC error indication flag for HD-SDI and 3G-SDI Level A.</p> <p>This flag goes high for one clock cycle of receive clock indicating CRC error in the received SDI data.</p> <p>This flag is tied to zero when core is configured in SD-SDI mode.</p>
<b>APB Slave Interface</b>			
PADDR	8	Input	APB address bus.
PSEL	1	Input	APB select signal. A HIGH indicates the slave device is selected and data transfer is required.

Port Name	Width	Type	Description
PENABLE	1	Input	APB enable signal. A HIGH indicates second and subsequent cycles of APB transfer.
PWRITE	1	Input	APB direction signal. Indicates APB write access when HIGH and APB read access when LOW.
PWDATA	32	Input	APB write data bus.
PREADY	1	Output	APB ready signal. A HIGH indicates slave is ready for APB data transfers.
PRDATA	32	Output	APB read data bus.
PSLVERR	1	Output	APB slave error signal. A HIGH indicates APB data transfer failure.

**Note: x in LANEx can be 0, 1, 2, or 3**

## 7 Timing Diagrams

### 7.1 APB Interface

Refer AMBA APB document for APB I/F timing.

### 7.2 Uncompressed Video Interface

The uncompressed video output from the CoreSDIRX is output as per this protocol:

- The timing reference signal (TRS) is output on XYZ\_WORD port with DATA\_VALID [1] signal asserted. This TRS can indicate either an EAV or a SAV data. The XYZ\_WORD word remains static and updates when next EAV or SAV is recovered from SDI data stream.
- The line number data is output on LINE\_NO port with DATA\_VALID [0] asserted. Line number data is updated in the next clock cycle after EAV data is output on the XYZ\_WORD port. The LINE\_NO data remains static until next line number data is recovered from SDI data stream. The line number output is set to zero in SD-SDI mode.
- The ancillary data is output on ANCILLARY\_DATA port with DATA\_VALID [5] signal asserted. The first 40-bit ancillary data recovered from Horizontal ancillary data space (HANC) is output in next clock cycle after EAV data is output on XYZ\_WORD port. The first 40-bit ancillary data recovered from the Vertical ancillary data space (VANC) is output in next clock cycle after SAV data is output on XYZ\_WORD port.

**Note:** In case of SD-SDI mode the ancillary data recovered from HANC is output in next cycle after EAV data is output on XYZ\_WORD port.


- The active video data is output on VIDEO\_DATA port with DATA\_VALID [7] signal asserted. The first 40-bit recovered active video sample data is updated after SAV data is output on the XYZ\_WORD port. Active video data updates for every clock cycle until EAV word is detected.
- DATA\_MARKS is output in alignment with video data output. DATA\_MARKS updates for the first sample and the last sample of every active video line. Data marks remains valid only for one clock cycle. For more information about DATA\_MARKS refer Ports description table.
- The SAMPLE\_NO is output in alignment with video data or ancillary data output. Sample number starts with 0 for the first sample data and increments until last sample of ancillary or active video data. For more information about SAMPLE\_NO refer Ports description table.

Figure 2 and Figure 3 provides the uncompressed video interface timing diagrams during the active video region and vertical blanking region in HD/3G-SDI mode. These timing diagrams are for a 4:2:2 YCbCr video with the Raster resolution: 2200 X 1125 and active video resolution: 1920 X 1080.


Figure 4 and Figure 5 provides the uncompressed video interface timing during the active video region and vertical blanking region in SD-SDI mode. The timing diagrams is for a 4:2:2 YCbCr video with the Raster resolution: 1728 X 625 and active video resolution: 1440 X 576.

**Note:** A0, A2 ...represent 40-bit ancillary data in VANC. H0, H2... represent 40-bit ancillary data in HANC. V0, V2... represent 40-bit active video data.


**Figure 2 Uncompressed Video Interface Timing Diagram during Active Video Region in HD/3G-SDI mode**




**Figure 3 Uncompressed Video Interface Timing Diagram during Vertical Blanking Region in HD/3G-SDI mode**



**Figure 4 Uncompressed Video Interface Timing Diagram during Active Video Region in SD-SDI mode**



**Figure 5 Uncompressed Video Interface Timing Diagram during Vertical Blanking Region in SD-SDI mode**



## 8 Tool Flow

### 8.1 License

CoreSDIRX is available in two versions:

- Obfuscated
- Evaluation

The Evaluation version is freely available and supports four hours of functionality on silicon.


The Obfuscated version is license locked and will be available only with Libero Gold and Platinum Licenses.

### 8.2 SmartDesign

CoreSDIRX is pre-installed in the Libero SmartDesign IP deployment design environment or downloaded from the online repository. [Figure 6](#) shows an example instantiated.


**Note:** Unless specified otherwise, this document uses the name Libero to identify Libero SoC PolarFire.

**Figure 6** CoreSDIRX Instance View



The core can be configured using the configuration GUI within SmartDesign. An example of the GUI is shown in [Figure 7](#).

**Figure 7** Configuring CoreSDIRX in SmartDesign



**Note:** For information on using SmartDesign to instantiate and generate cores, refer to Libero User Guide.

### 8.3 Simulation in Libero

User testbench is provide along with CoreSDIRX.

To run user testbench simulations, select User Testbench flow in core configuration window. When SmartDesign generates the design files, it also generates the user testbench files. Set the design root to the CoreSDIRX instantiation in the Libero design hierarchy pane and click Simulation in the Libero Design Flow window. This invokes ModelSim and automatically runs the user testbench simulation.

### 8.4 Synthesis in Libero

To run synthesis on the CoreSDIRX, set the design root to the IP component instance and run the Synthesis tool from the Libero Design Flow pane.

### 8.5 Place-and-Route in Libero

After the design is synthesized, run the Place-And-Route tool from the Libero design flow pane.




## 9 Testbench

A unified test-bench is used to verify and test CoreSDIRX called as user test-bench.

### 9.1 User Test-bench

A simplified block diagram of the user testbench is as shown in [Figure 8](#).

**Figure 8 CoreSDIRX User Test-bench**



The source video file `video_source.yuv` is packaged in CoreSDIRX CPZ and is copied to simulation folder of Libero project when the core is instantiated and generated in Libero SmartDesign. The testbench has CoreSDIRX (DUT), SDI Framer model and video generator block.

The APB master model of the testbench writes to the Configuration registers of CoreSDIRX (DUT) and configures the core for required SDI mode. The SDI Framer model and the video generator are configured with the same configuration for which the DUT is configured. The video generator of the testbench reads the active video data from source video file and drives it on uncompressed video I/F of the SDI Framer Model along with other required timing reference and data valid signals. The SDI Framer Model generates the SDI frame from the uncompressed video. The SDI Framer Model drives the framed video on to the Transceiver interface.

The Transceiver I/F of SDI Framer Model is connected to the Transceiver I/F of DUT. DUT generates uncompressed video from the framed video. The uncompressed video is written to video\_output.yuv file.

The source and the output video files are available in the simulation folder of the Libero project for comparison. The source and output video files with .yuv extension are in YUV422 8-bit colour format. These videos can be played on any commercial yuv video players.

In SD-SDI mode, the testbench generates color bar pattern and drives it on to the uncompressed video interface of the SDI Framer Model. The SDI output of SDI Framer Model is loop backed to SDI input of DUT. The output from DUT is written to video\_output.yuv file. The testbench generated pattern is written to video\_output\_vg\_sd.yuv file.

In SD-SDI mode, the video\_output\_vg\_sd.yuv and the video\_output.yuv files will be available in the simulation folder of the Libero project and are in UYVY 8-bit color format. These videos can be played on any commercial yuv video players.

---

## 10 System Integration

---

This section provides hints to ease the integration of CoreSDIRX.

### 10.1 CoreSDIRX System Integration for 3G/HD-SDI mode

Refer **Figure 9** for 3G/HD-SDI mode System Integration.

In this example design:

- Contains CoreSDIRX (SDI\_Deframer\_0) which is interfaced with MiV (MiV\_Processor\_0) soft processor and PF\_XCVR (XCVR\_SDI\_0).
- Output pin “FABRIC\_RESET\_N” of CoreRESET\_PF (RESET\_PF\_0) is used to drive MiV\_Processor\_0 reset pin “RESETN”. “FABRIC\_RESET\_N” and LANE0\_TX\_CLK\_STABLE of XCVR\_SDI\_0 are used to drive PRESETN pin of both SDI\_Framer\_0 and SDI\_Deframer\_0.
- The SDI\_Framer\_0 has PCLK and TX\_CLK clocks. SDI\_Deframer\_0 has PCLK and RX\_CLK clocks.
- PCLK of both SDI\_Framer\_0 and SDI\_Deframer\_0 is an 80 MHz clock, driven from the output port “OUT0\_FABCLK\_0” of CCC\_0.
- TX\_CLK of SDI\_Framer\_0 is driven from LANE0\_TX\_CLK\_R of XCVR\_SDI\_0 and RX\_CLK of SDI\_Deframer\_0 is driven from LANE0\_RX\_CLK\_R of XCVR\_SDI\_0.
- The LAN0\_TX\_CLK\_R and LANE0\_RX\_CLK\_R clock frequency depends on PF\_XCVR configuration. 74.25 MHz for 3G mode and 37.125 MHz for HD mode. PF\_XCVR can be configured through PFDRI\_0.
- For 3G mode, PF\_XCVR is configured with 2970 Mbps transceiver data rate, PMA mode with 40 bit @74.25 MHz. For HD mode, PF\_XCVR is configured with 1485 Mbps transceiver data rate, PMA mode with 40 bit @37.125 MHz. In this example design, CDR reference clock frequency is 148.5 MHz.
- PF\_XCVR\_TXPLL\_0 is configured with jitter cleaning mode.
- The SDI\_Deframer\_0 raw video data is looped back onto SDI\_Framer\_0 through CoreFIFO (FIFO\_SDITX\_RX\_0).

## 10.2 CoreSDIRX System Integration for SD-SDI mode

Refer **Figure 10** for SD-SDI mode System Integration.

In this example design:

- Contains CoreSDIRX (SDI\_Deframer\_0) which is interfaced with MiV (MiV\_Processor\_0) soft processor and PF\_XCVR (XCVR\_top\_0).
- Output pin “FABRIC\_RESET\_N” of CoreRESET\_PF (RESET\_PF\_0) is used to drive MiV\_Processor\_0 reset pin “RESETN”.
- LANE0\_RX\_READY of XCVR\_top\_0, XCVR\_INIT\_DONE of DEV\_INIT\_0, PLL\_LOCK\_0 of CCC\_Framer\_0 and CCC\_Deframer\_0 are used to drive PRESETN pin of both SDI\_Framer\_0 and SDI\_Deframer\_0.
- The SDI\_Framer\_0 has PCLK and TX\_CLK clocks. SDI\_Deframer\_0 has PCLK and RX\_CLK clocks.
- PCLK of both SDI\_Framer\_0 and SDI\_Deframer\_0 is a 50 MHz clock, driven from the output port “OUT0\_FABCLK\_0” of CCC\_Proc\_0.
- RX\_CLK of SDI\_Deframer\_0 is driven from “OUT0\_FABCLK\_0” of CCC\_Deframer\_0 which generates 6.75MHz and reference clock for the CCC\_Deframer\_0 is connected to LANE0\_RX\_CLK\_R of XCVR\_top\_0.
- TX\_CLK of SDI\_Framer\_0 is driven from “OUT0\_FABCLK\_0” of CCC\_Framer\_0 which generates 6.75MHz and reference clock for the CCC\_Framer\_0 is connected to LANE0\_TX\_CLK\_R of XCVR\_top\_0.
- The LANE0\_TX\_CLK\_R and LANE0\_RX\_CLK\_R is working at 67.5 MHz for SD mode. Here the XCVR\_top\_0 is configured with 2700Mbps transceiver data rate, PMA mode with 40bit@ 67.5 MHz and the CDR mode is lock to reference. CDR reference clock frequency is 135 MHz. XCVR\_top\_0 is operated at 10 times oversampling rate.
- The TRANSITION\_DETECTOR\_0 and DOWNSAMPLER\_0 modules are used to interface between XCVR\_top\_0 and SDI\_Deframer\_0. TRANSITION\_DETECTOR\_0 aligns the oversampled data from XCVR\_top\_0 to the bit boundary. DOWNSAMPLER\_0 performs the 10x down sampling on the aligned data from TRANSITION\_DETECTOR\_0. The down-sampled data is provided to sdi input data of SDI\_DEFRAMER\_0.
- The UPSAMPLER\_0 module is used to interface between SDI\_Framer\_0 and XCVR\_top\_0. UPSAMPLER\_0 performs the 10x up-sampling on the sdi data output from SDI\_Framer\_0.
- The SDI\_Deframer\_0 raw video data is looped back onto SDI\_Framer\_0 through CoreFIFO (FIFO\_SDI\_RX\_TO\_TX\_0).

Run the Libero flow with enabling the Timing Driven, High Effort Layout and Repair Minimum Delay Violations. The example design can be obtained from the Microsemi technical support team.

Figure 9 CoreSDIRX System Integration for 3G/Hd-SDI mode





Figure 10 CoreSDIRX System Integration for SD-SDI mode





a  MICROCHIP company

**Microsemi Headquarters**

One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

email: [sales.support@microsemi.com](mailto:sales.support@microsemi.com)

[www.microsemi.com](http://www.microsemi.com)

©2018 Microsemi, a wholly owned subsidiary of Microchip Technology Inc. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Learn more at [www.microsemi.com](http://www.microsemi.com).

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.