UG0679 User Guide Timing Constraints Editor Libero SoC v12.1

NOTE: PDF files are intended to be viewed on the printed page; links and cross-references in this PDF file may point to external files and generate an error when clicked. View the online help included with software to enable all linked content.





Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Fax: +1 (949) 215-4996 Email: sales.support@microsemi.com www.microsemi.com

©2019 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Powerover-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

5-02-00679-6/04.19



Table of Contents

Table of Contents	2
Timing Constraints Editor	4
Constraints Browser	4
Constraints List	4
Constraints Adder	4
Constraint Icons	5
Adding Constraints	6
Required Constraints	9
Set Clock Constraints	9
Set Generated Clock Constraints	11
Set an Input Delay Constraint	16
Set an Output Delay Constraint	18
Set an External Check Constraint	20
Set Clock To Out Constraint	21
Exceptions	24
Set a Maximum Delay Constraint	
Set a Minimum Delay Constraint	28
Set a Multicycle Constraint	32
Set a False Path Constraint	36
Advanced Constraints	41
Set a Disable Timing Constraint	41
Set Clock Source Latency Constraint	42
Set Clock Uncertainty Constraint Dialog Box	45
Set Simple Clock Uncertainty Constraint	45
Set Clock To Clock Uncertainty Constraint	47
Set Clock Groups	50
Select Destination Clock List for Clock-to-clock Uncertainty Constraint Dialog Box	53
Select Instance to Constrain Dialog Box	54
Select Generated Clock Reference Dialog Box	55
Select Generated Clock Source Dialog Box	56
Select Ports Dialog Box	57
Select Source for Simple Uncertainty Constraint	59
Select Source for Simple Uncertainty Constraint	
Select Source Clock for Clock-to-Clock Uncertainty Constraint Dialog Box	
Select Source or Destination Pins for Constraint Dialog Box	63
Select Source Pins for Clock Constraint Dialog Box	
Select Through Pins for Timing Exception Constraint Dialog Box	65



Referenced Topics	66
create_clock	66
create_generated_clock	67
Specifying Generated Clock Constraints	70
Select Generated Clock Source Dialog Box	71
set_input_delay	72
set_output_delay	74
set_external_check	
set_clock_to_output	77
Timing Exceptions Overview	
Specifying a Minimum Delay Constraint	
set_min_delay	80
Set Multicycle Path	
Specifying a Multicycle Constraint	81
Specifying a False Path Constraint	
Set False Path	85
Specifying Disable Timing Constraint	86
Specifying Clock Constraints	
set_clock_uncertainty	
set_clock_groups	
set_false_path	90
set_max_delay	91
set_multicycle_path	92
remove_clock_groups	
remove_clock_uncertainty	
list_clock_groups	
set_load	
all_inputs	
all_outputs	97
all_registers	98
get_clocks	99
get_nets	99
get_cells	
get_ports	
get_pins	101



Timing Constraints Editor

The Timing Constraints Editor enables you to create, view, and edit timing constraints. This editor includes powerful visual dialogs that guide you toward capturing your timing requirements and timing exceptions quickly and correctly.

In the tet the the the	28 2	🔈 🕼 🕼 🐙							
raints Editor									
Constraints Requirements		Syntax	Clock Name	Clock Source	Period (ns)	Frequency (MHz)	Dutycycle (%)	First Edge	Offset (ns)
Clock Clock Generated Clock	1	Click within this row to add	Constraints Adder.		0.000		50.0%	rising -	0.000
Input Delay	2	*	CLK0_PAD	[get_ports { CLK0_PAD }]	10.000	100.000	50.0%	rising +	0.000
Output Delay External Check	3	r r	OSC_0/I_RCOSC_25_50MHZ/CLKOUT	[get_pins { OSC_0/I_RCOSC_25_50MHZ,	20.000	50.000	50.0%	rising -	0.000
Clock To Out	4	-	CLKA_mx	[get_ports { CLKA_mx }]	2.000	500.000	50.000000	rising -	0.000
Exceptions Max Delay	5	÷	CLKB_mx	[get_ports { CLK8_mx }]	3.000	333.333	50.000000	rising -	0.000
Min Delay	6		cux	[get_ports { CLK }]	3.333	300.030	50.000000	rising -	0.000
Multicycle False Path	7	· ·	CLK_repeat	[get_ports { CLK }]	2.300	434.783	50.000000	rising 👻	0.000
Advanced	8	· ·	CK1	[get_ports { CK1 }]	2.500	400.000	50.000000	rising 👻	0.000
Disable Timing	9		Constraints List	[get_ports { CK2 }]	2.800	357.143	50.000000	rising +	0.000
Clock Source Latency Clock Uncertainity	10	*	03	[get_ports { O(3 }]	3.000	333.333	50.000000	rising 👻	0.000
Clock Groups	11	*	QK4	[get_ports { CK4 }]	3.500	285.714	50.000000	rising 👻	0.000

Figure 1 · Constraints Editor

The Constraints Editor window is divided into a Constraint Browser, Constraint List, and a Constraint Adder.

Constraints Browser

The Constraint Browser categorizes constraints based on three types of Constraints:

- **Requirements** General constraints to meet the design's timing requirements and specifications. Examples are clock constraints and generated clock constraints.
- **Exceptions** Constraints on certain timing paths for special considerations. Examples are false path constraints and multicycle path constraints.
- Advanced Special timing constraints such as clock latency and clock groups

Constraints List

This is a spreadsheet-like list of the constraints with detailed values and parameters of the constraint displayed in individual cells. You may click on individual cells of the spreadsheet to change the values of the constraint parameters.

Constraints Adder

This is the first row of the spreadsheet-like constraint list. There are 2 ways of adding a constraint from this row. User can right click on the row, and select Add Constraint to add a constraint of the same type to the Constraint List. This method will invoke the specific add constraint dialog.

Alternatively, user can select a cell by clicking in it. Then follow by double-clicking and start typing text. This method of creating a constraint is targeted at the experienced user who knows the design well, and need not rely on the dialog box for guidance.

You can perform the following tasks in the Constraints View:

- Select a constraint type from the Constraint Browser and create or edit the constraint.
- Add a new constraint and check the syntax.



- Right-click a constraint in the Constraints List to edit or delete.
- Use the first row to create a constraint (as described above), and add it to the main table (list)

Constraint Icons

Across the top of the Constraint Editor is a list of icons you can click to add constraints. Tooltips are available to identify the constraints.

lcon	Name
m	Add Clock Constraint
-	Add Generated Clock Constraint
***	Add Input Delay Constraint
¥∞	Add Output Delay Constraint
*	Add Maximum Delay Constraint
*	Add Minimum Delay Constraint
M	Add Multicycle Path Constraint
10.	Add False Path Constraint
1	Add Disable Timing Constraint
1	Add Clock Source Latency



lcon	Name
*	Add Clock to Clock Uncertainty

Adding Constraints

The Constraints Editor provides four ways to add Constraints. The Add Constraints dialog box appears when you add constraints in one of the following four ways:

- Click the Add Constraint icon. Example: Click ______ to add False Path Constraints.
- From the Constraints Browser, choose the type of Constraints to add. Example: False Path

File Constraints Restore	Help					
M Xn 30 D+ 40	23	1 10 10	s 3gn			
straints Editor						
its Editor						
			- 1929			
Constraints		Syntax	From	Through		
Requirements Clock		Syncas		moogn		
Generated Clock	1 0	Sick within this row b	o add a constraint			
Input Delay	2	*	[get_pins { Q[5]/CLK }]	1	[get_ports (Q[5])]	1
Output Delay			1 contraction of the second se			
External Check						
Clock To Out						
Exceptions						
₹ Max Delay Min Delay						
* Multicycle						
T False Path						
	Add False F	ath constraint				
	2		2			
Clock Source Latency						
Clock Uncertainity +						
		e			III.	(
	4					

Figure 2 · Adding Constraints

• Choose False Path from the Constraints drop-down menu (Constraints > False Path).



raint	Clock Generated Clock	s 🗐 守 🧐			
C .	Input Delay Output Delay External Check	Syntax	From	Through	
	Clock To Out Max Delay	Click within this row t	p add a constraint [get_pins { Q[5]/CLK }]		[get_ports { Q[5] }]
	Min Delay Min Delay Multicycle				1
	False Path				
	Clock-to-clock Uncertainty				

• Right-click the first row and choose Add False Path Constraint.

n the top the the the the	🔈 🕼 🔐 🗐			
ints Editor				
Constraints A Requirements Clock	Syntax	From	Through	
Generated Clock 1 Input Delay 2 Output Delay	v	Add False Path Constraint		[get_ports { Q[5] }]
Clock To Out				

See Also

Set Clock Constraints Set Generated Clock Constraints Set Input Delay Constraints Set Output Delay Constraints



Set External Check Constraints Set Clock to Out Constraints Set False Path Constraints Set Multicycle Path Constraints Set Minimum Delay Constraints Set Maximum Delay Constraints Set Disable Timing Constraint Set Clock to Clock Uncertainty Constraint Set Clock Source Latency Constraint Set Clock Groups Constraint



Required Constraints

Set Clock Constraints

Adding a clock constraint is the most effective way to constrain and verify the timing behavior of a sequential design. Use clock constraints to meet your performance goals.

To set a clock constraint, open the Create Clock Constraint dialog box in one of the following four ways:

- From the Constraints Browser, double-click Clock.
- Click the Add Clock Constraint icon
- Choose Clock from the Constraints drop-down menu (Constraints > Clock).
- Right-click the first row or any other row (if they exist) in the Clock Constraints Table and choose Add Clock Constraint.

The Create Clock Constraint dialog box appears.

Create Clock Constraint	Clock Source :	[
Period : Period : Offset : 0.000 ns 50.0000 % Add this clock to existing one with same source	ns —	Hr Frequency:	Mhz
Comment :		ок	Cancel

Figure 3 · Create Clock Constraint Dialog Box

Clock Name

Specifies the name of the clock constraint.

Clock Source

Select the pin to use as clock source. You can click the Browse button to display the <u>Select Source Pins for Clock</u> <u>Constraint Dialog Box</u>.



ype : Input Ports	•	Pattern :			Search
vailable Pins:					
D_2					
Add	1	Add All	Remove		Remove All
		Add All	Remove		Remove All
ssigned Pins:		Add All	Remove		Remove All
Add ssigned Pins: REF_CLK_0		Add All	Remove		Remove All

Figure 4 · Select Source Pin for Clock Constraint Dialog Box

The Pin Type options are:

- Input Ports
- All Pins
- All Nets

Use the Select Source Pin for Clock Constraint dialog box to display a list of source pins from which you can choose. By default, it displays the Input Ports of the design.

To choose other pin types in the design as clock source pins, click the drop-down and choose **Input Ports**, **All Pins**, or **All Nets**. To display a subset of the displayed clock source pins, you can create and apply a filter. The default filter is * (wild-card for all).

Select a pin from the available pins and click Add, Add All to add it to the assigned pins. Click Remove, Remove All to remove unwanted pins from the assigned pins.

Click **OK** to save these dialog box settings.



Period/Frequency

Specifies the Period in nanoseconds (ns) or Frequency in MegaHertz (MHz). When you edit the period, the tool automatically updates the frequency value and vice versa. The frequency must be a positive real number. Accuracy is up to 3 decimal places.

Starting Clock Edge Selector

Click the Up or Down arrow to use the rising or falling edge as the starting edge for the created clock.

Offset

Indicates the shift (in nanoseconds) of the first clock edge with respect to instant zero common to all clocks in the design.

The offset value must be a positive real number. Accuracy is up to 2 decimal places. Default value is 0.

Duty Cycle

This number specifies the percentage of the overall period that the clock pulse is high. The duty cycle must be a positive real number. Accuracy is up to 4 decimal places. Default value is 50%.

Add this clock to existing one with same source

Check this box if you want to add a new clock constraint on the same source without overwriting the existing clock constraint. The new clock constraint name must be different than the existing name. Otherwise, the new constraint will overwrite the existing one even if you check this box.

Comment

Enter a single line of text that describes the clock constraints purpose.

See Also


create_clock (SDC)

Set Generated Clock Constraints

Use the generated clock constraint to define an internally generated clock for your design and verify its timing behavior. Use generated clock constraints and clock constraints to meet your performance goals.

To set a generated clock constraint, open the Create Generated Clock Constraint dialog box in one of the following four ways:

- From the Constraints Browser, double-click Generated Clock.
- Click the Add Generated Clock Constraint icon



• Right-click any row in the Generated Clock Constraints Table and choose Add Generated Clock Constraint.

The Create Generated Clock Constraint dialog box appears.



Create Generated Clock Constraint	? ×
Reference Pin:	Pin: FPGA
Generated Clock Name :	
If The generated frequency is such that :	
f(dock) = f(reference) *	
○ The generated dock edges are based on the reference edges :	Edges (example : 1 3 5)
The edges are shifted by the following delays :	Edge Shift (example: 0.0 0.5 1.0)
the generated waveform is the same as 💌 the reference waveform.	
An External feedback is used to generate the clock.	Phase shift is applied by PLL.
PLL Output:	Phase shift : 0.00 degree
PLL Feedback:	1
□ Add this clock to existing one with same source	
Master Clock:	
Comment :	
Help	OK Cancel

Figure 5 · Create Generated Clock Constraint Dialog Box

Clock Pin

Select a Clock Pin to use as the generated clock source. To display a list of the available generated clock source pins, click the Browse button. The Select Generated Clock Source dialog box appears.



Pin Type :		Pattern :	
All Pins	•	-	 Filter
D_2_ibuf/PAD D_2_ibuf/Y			-
SND_Z/GND_Z/Y SND_Z/Y			
OVFL_CARRYOUT_obuf/D			
OVFL_CARRYOUT_obuf/PAD			
P_obuf[0]/D P_obuf[0]/PAD			
obuf[10]/D			
obuf[10]/PAD			
P_obuf[11]/D			
P_obuf[11]/PAD P_obuf[12]/D			
obuf[12]/PAD			
obuf[13]/D			
P_obuf[13]/PAD			
P_obuf[14]/D			
P_obuf[14]/PAD P_obuf[15]/D			
P_obuf[15]/PAD			
P_obuf[16]/D			-

Figure 6 · Select Generated Clock Source Dialog Box

The Pin Type options for Generated Clock Source are:

- Output Ports
- All Register Output Pins
- All Pins
- All Nets

Click **OK** to save the dialog box settings.

Modify the Clock Name if necessary.

Reference Pin

Specify a Clock Reference. To display the list of available clock reference pins, click the Browse button. The Select Generated Clock Reference dialog box appears.



Select Generated Clock	Reference	8 8
Select a type and pattern to Filter available pins :	start a search	
Pin Type :	Pattern :	
Input Ports	•	 Filter
CLK0_PAD D		

Figure 7 · Select Generated Clock Reference Dialog Box

The Pin Type options for Generated Clock Reference are:

- Input Ports
- All Pins

Click **OK** to save the dialog box settings.

Generated Clock Name

Specifies the name of the Generated clock constraint. This field is required for virtual clocks when no clock source is provided.

Generated Frequency


Specify the values to calculate the generated frequency: a multiplication factor and/or division factor (must be positive integers) is applied to the reference clock to compute the generated clock.

Generated Clock Edges

Frequency of the generated clock can also be specified by selecting the Generated Clock Edges option. Specify the integer values that represent the edges from the source clock that form the edges of the generated clock. Three values must be specified to generate the clock. If you specify less than three, a tool tip indicates an error.

The following example shows how to specify the clock edges.





2-bit ripple counter

If LSB is the generated clock from CLK clock source, the edge values must be [1 3 5].

If MSB is the generated clock from CLK clock source, the edge values must be [1 5 9].

Edge Shift

Specify a list of three floating point numbers that represents the amount of shift, in library time units, that the specified edges are to undergo to yield the final generated clock waveform. These floating point values can be positive or negative. Positive value indicates a shift later in time, while negative indicates a shift earlier in time.

For example: An edge shift of {1 1 1} on the LSB generated clock, would shift each derived edge by 1 time unit.

To create a 200MHz clock from a 100MHz clock, use edge { 1 2 3} and edge shift {0 -2.5 -5.0}

Generated Waveform

Specify whether the generated waveform is the same or inverted with respect to the reference waveform. Click **OK**.

Phase

This field is primarily used to report the information captured from the CCC configuration process, and when constraint is auto-generated. Meaningful phase values are: 0, 45, 90, 135, 180, 225, 270, and 315. This field is used to report the information captured from the CCC configuration process, and when the constraint is auto-generated.

PLL Output

This field refers to the CCC GL0/1/2/3 output that is fed back to the PLL (in the CCC). This field is primarily used to report the information captured from the CCC configuration process, and when constraint is auto-generated.

PLL Feedback

This field refers to the manner in which the GL/0/1/2/3 output signal of the CCC is connected to the PLL's FBCLK input. This field is primarily used to report the information captured from the CCC configuration process, and when constraint is auto-generated.

Add Clock to Existing Clock

Specifies that the generated clock constraint is a new clock constraint in addition to the existing one at the same source. The name of the clock constraint should be different from the existing clock constraint. When this option is selected, master clock must be specified.

Master Clock

Specifies the master clock used for the generated clock when multiple clocks fan into the master pin. It can be selected from the drop-down menu. This option is used in conjunction with the add option of the generated clock.



Comment

Enter a single line of text that describes the generated clock constraints purpose.

See Also

create_generated_clock (SDC)

Set an Input Delay Constraint

Use the input delay constraint to define the arrival time of an input relative to a clock.

To specify an input delay constraint, open the Add Input Delay Constraint dialog box in one of the following four ways:

- From the Constraints Browser, choose Input Delay.
- Double-click the Add Input Delay Constraint icon
- Choose Input Delay from the Constraints drop-down menu (Constraints > Input Delay).
- Right-click any row in the Input Delay Constraints Table and choose Add Input Delay Constraint.

The Add Input Delay Constraint dialog box appears.




Figure 8 · Add Input Delay Constraint Dialog Box

The Input Delay Dialog Box enables you to enter an input delay constraint by specifying the timing budget outside the FPGA. You can enter the Maximum Delay, the Minimum Delay, or both.



Input Port

Specify the Input Port or click the browse button next to Input Port to display the Select Ports for Input Delay dialog box. You can select multiple input ports on which to apply the input delay constraint.

Type :		Pattern :		
Input Ports	•	8		Search
vailable Pins:				
DQ DQS DQS[0] DQS[1] DQS_N DQS_N[0] DQS_N[1]				~
Add		Add All	Remove	Remove All
Assigned Pins:				
DQS[2] DQS[3]				

Figure 9 · Select Ports for Input Delay Dialog Box

There is only 1 Pin Type available for Input Delay: Input Ports.

Clock Name

Specifies the clock reference to which the specified input delay is based.

Clock edge

Select rising or falling as the launching edge of the clock.

Falling same as Rising

Check this checkbox to use the same delay value for Falling input value as well as Rising input value.

Min same as Max

Check this checkbox to use the same delay value for Min and Max delay.

Max Rise and Max Fall

Specifies the delay in nanoseconds for the longest path arriving at the specified input.

Min Rise and Min Fall

Specifies the delay in nanoseconds for the shortest path arriving at the specified input.

Add this output delay to existing one with same source

Specifies that this input delay constraint should be added to an existing constraint on the same port(s). This is used to capture information on multiple paths with different clocks or clock edges leading to the same input port(s).

Comment

Enter a one-line comment for this constraint.



See Also

set input delay (SDC)

Set an Output Delay Constraint

Use the output delay constraints to define the output delay of an output relative to a clock.

To specify an output delay constraint, open the Add Output Delay Constraint Dialog box in one of the following four ways:

- From the Constraints Browser, choose Output Delay.
- Double-click the Add Output Delay Constraint icon
- Choose Output Delay from the Constraints drop-down menu (Constraints > Output Delay).
- Right-click any row in the Output Delay Constraints Table and choose Add Output Delay Constraint.

The Add Output Delay Constraint dialog box appears.




Figure 10 · Add Output Delay Constraint Dialog Box



The Output Delay dialog box enables you to enter an output delay constraint by specifying the timing budget outside the FPGA. You can enter the Maximum Delay, the Minimum Delay, or both.

Enter the name of the Output Port or click the browse button to display the Select Ports for Output Delay dialog box.

^			
^			Vailable Pins:
			A
			A[0] A[10]
			A[11]
			A[1]
			A[2]
Υ.			A[3]
Remove All	Remove	Add All	Add
			ssigned Pins:
			A[12]
	- Contrast Pac		Assigned Pins:

Figure 11 · Select Ports for Output Delay Dialog Box

There is only 1 Pin Type available for Output Delay: Output Ports

Output Port

Specifies a list of output ports in the current design to which the constraint is assigned. You can select multiple output ports to apply the output delay constraints.

Clock Name

Specifies the clock reference to which the specified output delay is related.

Clock edge Selector

Use the Up or Down arrow to select the rising or falling edge as the launching edge of the clock.

Falling same as Rising

Check this checkbox to use the same delay value for Falling output value as well as Rising output value.

Min same as Max

Check this checkbox to use the same delay value for Min and Max delay.

Max Rise and Max Fall

Specifies the delay in nanoseconds for the longest path from the specified output to the captured edge. This represents a combinational path delay to a register outside the current design plus the library setup time.

Min Rise and Min Fall

Specifies the delay in nanoseconds for the shortest path from the specified output to the captured edge. This represents a combinational path delay to a register outside the current design plus the library hold time.



Add this output delay to existing one with same source

Specifies that this output delay constraint should be added to an existing constraint on the same port(s). This is used to capture information on multiple paths with different clocks or clock edges leading from the same output port(s).

Comment

Enter a one-line comment for the constraint.

See Also

set output delay (SDC)

Set an External Check Constraint

Use the Add External Check Constraint to specify the timing budget inside the FPGA.

To specify an External Check constraint, open the Add External Check Constraint dialog box in one of the following three ways:

- From the Constraints Browser, choose External Check.
- Choose External Check from the Constraints drop-down menu (Constraints > External Check).
- Right-click any row in the External Check Constraints Table and choose Add External Check Constraint.

The Add External Check Constraint dialog box appears.




Figure 12 · Add External Check Constraint Dialog Box

Input Port

Specify the Input Port or click the browse button next to Input Port to display the Select Ports for External Check dialog box. You can select multiple input ports on which to apply the External Check constraint.



pe : nput Ports	•	Pattern :		Search
alable Pins:				1
CLK0_PAD D				
	- 191		2	6
Add		Add All	Remove	Remove Al
Add ssigned Pins:		Add All	Remove	Remove All

Figure 13 · Select Ports for External Check Dialog Box

Clock Name

Specifies the clock reference to which the specified External Check is related.

Hold

Specifies the external hold time requirement in nanoseconds for the specified input ports.

Setup

Specifies the external setup time requirement in nanoseconds for the specified input ports.

Comment

Enter a one-line comment for this constraint.

See Also

set external check

Set Clock To Out Constraint

Enter a clock to output constraint by specifying the timing budget inside the FPGA.

To specify a Clock to Out constraint, open the Add Clock to Out Constraint dialog box in one of the following three ways:

- From the Constraints Browser, choose Clock to Out.
- Choose Clock to Out from the Constraints drop-down menu (Constraints > Clock to Out).
- Right-click any row of the Clock To Out Constraints Table and choose Add Clock to Out Constraint.

The Add Clock To Out Constraint dialog box appears.






Figure 14 · Add Clock to Out Constraint Dialog Box

Specify the Output Port or click the browse button to display the Select Ports for Clock to Output dialog box. You can select multiple output ports on which to apply the Clock to Out constraint.

Click the browse button next to Output Port to open the Select Ports for Clock To Output dialog box.



Type :		Pattern :		Search
Output Ports	•			Search
valable Pins:				
A				^
A[12]				
A[1]				
A[2] A[3]				
A[4]				
A[5]				4
Add		Add All	Remove	Remove All
ssigned Pins:				
A[0]				
A[10]				
A[11]				

Figure 15 · Select Ports for Clock To Output Dialog Box

Clock Name

Specifies the clock reference to which the specified Clock to Out delay is related.

Maximum Delay

Specifies the delay in nanoseconds for the longest path from the specified output to the captured edge. This represents a combinational path delay to a register outside the current design plus the library setup time.

Minimum Delay

Specifies the delay in nanoseconds for the shortest path from the specified output to the captured edge. This represents a combinational path delay to a register outside the current design plus the library hold time.

Comment

Enter a one-line comment for this constraint.

See Also

set_clock_to_ouput



Exceptions

Set a Maximum Delay Constraint

Set the options in the Maximum Delay Constraint dialog box to relax or to tighten the original clock constraint requirement on specific paths.

The Timing Constraints Editor automatically derives the individual maximum delay targets from clock waveforms and port input or output delays. So the maximum delay constraint is a timing exception. This constraint overrides the default single cycle timing relationship for one or more timing paths. This constraint also overrides a multiple cycle path constraint.

Note: When the same timing path has more than one timing exception constraint, **the Timing Constraints Editor** honors the timing constraint with the highest precedence and ignores the other timing exceptions according to the order of precedence shown.

Timing Exception Constraints	Order of Precedence
set_disable_timing	1
set_false_path	2
set_maximum_delay/set_minimum_delay	3
set_multicycle_path	4

Note: The set_maximum_delay_constraint has a higher precedence over set_multicycle_path constraint and therefore the former overrides the latter when both constraints are set on the same timing path.

To set a Maximum Delay constraint, open the Set Maximum Delay Constraint Dialog box in one of the following four ways:

- From the Constraints Browser, choose Max Delay.
- Double-click the Add Max Delay Constraint icon
- Choose Max Delay from the Constraints drop-down menu (Constraints > Max Delay).
- From the Max Delay Constraints Table, right-click any row and choose Add Maximum Delay Constraint.

The Set Maximum Delay Constraint dialog box appears.



Set Maximum Delay Constraint	? <mark>- x</mark>
Maximum delay : 0.000 ns	
170m :	*
4	
hrough :	
Net 27 clicker	*
<	* *
51	
	*
	-
e	3
Comment :	
Help	OK Cancel

Figure 16 · Set Maximum Delay Constraint Dialog Box

Maximum Delay

Specifies a floating point number in nanoseconds that represents the required maximum delay value for specified paths.

If the path starting point is on a sequential device, the Timing Constraints Editor includes clock skew in the computed delay.

If the path starting point has an input delay specified, the Timing Constraints Editor the Timing Constraints Editor adds that delay value to the path delay.

If the path ending point is on a sequential device, the Timing Constraints Editor includes clock skew and library setup time in the computed delay.

If the ending point has an output delay specified, the Timing Constraints Editor adds that delay to the path delay.

Source/From Pins

Specifies the starting points for max delay constraint path. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

To specify the Source pins(s), click on the Browse button to open the Select Source Pins for Max Delay Constraint dialog box.



	1.1		
Input Ports	*		Search
vailable Pins:			
D			
101			
Add	Add All	Remove	Remove All
ssigned Pins:			
CLK0_PAD			
1000-10 0 125220			

Figure 17 · Select Source Pins for Max Delay Constraint Dialog Box

The Pin Type options for Source Pins are:

- Clock Pins
 - Input Ports

٠

• All Register Clock Pins

Through Pins

Specifies the through pins in the specified path for the Maximum Delay constraint.

To specify the Through pin(s), click on the browse button next to the "Through" field to open the Select Through Pins for Max Delay Constraint dialog box.



Type :		Pattern :		Search
All Pins		*		Search
Available Pins:				
DFN1_0/CLK DFN1_0/D DFN1_0/Q DFN1_1/CLK DFN1_1/Q D_ibuf/PAD				^
D_ibuf/Y	-	- Jacobia - Lin		v
Add		Add All	Remove	Remove All
Assigned Pins:				
DFN1_1/D				

Figure 18 · Select Through Pins for Max Delay Constraint Dialog Box

The available Pin Type options are:

- All Ports
- All Pins
- All Nets
- All Instances

Destination/To Pins

Specifies the ending points for maximum delay constraint. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

To specify the Destination pin(s), click on the browse button next to the "To" field to open the Select Destination Pins for Max Delay Constraint dialog box.



Type : All Register Data Pins	•	Pattern :		Sear	ch
Available Pins:		5			
DFN1_0/D DFN1_1/D FCCC_C0_0/FCCC_C0_0/CC FCCC_C0_0/FCCC_C0_0/CC FCCC_C0_0/FCCC_C0_0/CC FCCC_C0_0/FCCC_C0_0/CC	C_INST/G C_INST/G C_INST/G	PD1_ARST_N PD2_ARST_N PD3_ARST_N			< >
FCCC_C0_0/FCCC_C0_0/CC	C_1N21/IN	101110/10_AIL01_11			
FCCC_C0_0/FCCC_C0_0/CC		Add All	Remove	Remove All	
		and the second sec	Remove	Remove All	

Figure 19 · Select Destination Pins for Max Delay Constraint Dialog Box The available Pin Type options are:

- Clock Pins
- Output Ports
- All Register Data Pins

Comment

Enter a one-line comment for the constraint.

See Also

Timing Exceptions Overview

Set a Minimum Delay Constraint

Set the options in the Mimimum Delay Constraint dialog box to relax or to tighten the original clock constraint requirement on specific paths.

The Timing Constraints Editor automatically derives the individual minimum delay targets from clock waveforms and port input or output delays. So the minimum delay constraint is a timing exception. This constraint overrides the default single cycle timing relationship for one or more timing paths. This constraint also overrides a multiple cycle path constraint.

Note: When the same timing path has more than one timing exception constraint, **the Timing Constraints Editor** honors the timing constraint with the highest precedence and ignores the other timing exceptions according to the order of precedence shown.



Timing Exception Constraints	Order of Precedence
set_disable_timing	1
set_false_path	2
set_maximum_delay/set_minimum_delay	3
set_multicycle_path	4

Note: The set_minimum_delay_constraint has a higher precedence over set_multicycle_path constraint and therefore the former overrides the latter when both constraints are set on the same timing path.

To set a Minimum Delay constraint, open the Set Minimum Delay Constraint dialog box in one of the following four ways:

- From the Constraints Browser, choose Min Delay.
- Double-click the Add Min Delay Constraint icon
- Choose Min Delay from the Constraints drop-down menu (Constraints > Min Delay).
- Right click on any row in the Min Delay Constraints Table and select Add Minimum Delay Constraint.

The Set Minimum Delay Constraint dialog box appears.

Set Minimum De	lay Constraint	<u>8</u>
Minimum delay :	0.000 ns	
From :		
		^
		*
< hrough :		,
rought.		*
		Contractor
<		
:		
		*
		ų.
4		F.
omment :		
Help		OK Cancel

Figure 20 · Set Minimum Delay Constraint Dialog Box



Minimum Delay

Specifies a floating point number in nanoseconds that represents the required minimum delay value for specified paths.

If the path starting point is on a sequential device, the Timing Constraints Editor includes clock skew in the computed delay.

If the path starting point has an input delay specified, the Timing Constraints Editor adds that delay value to the path delay.

If the path ending point is on a sequential device, the Timing Constraints Editor includes clock skew and library setup time in the computed delay.

If the ending point has an output delay specified, the Timing Constraints Editor adds that delay to the path delay.

Source Pins/From

Specifies the starting point for minimum delay constraint. A valid timing starting point is a clock, a primary input, an input port, or a clock pin of a sequential cell.

Click the browse button next to the "From" field to open the Select Source Pins for Min Delay Constraint dialog box.

Type : All Register Clock Pins	•		Search
Available Pins:			
DFN1_0/CLK DFN1_1/CLK FCCC_C0_0/FCCC_C0_0/C0 FCCC_C0_0/FCCC_C0_0/C0 FCCC_C0_0/FCCC_C0_0/C0 FCCC_C0_0/FCCC_C0_0/C0 FCCC_C0_0/FCCC_C0_0/C0	CC_INST/CLK0_PAD CC_INST/CLK1_PAD CC_INST/CLK2_PAD		
Add	Add All	Remove	Remove All
Anniana d Diana			
Assigned Pins:			

Figure 21 · Select Source Pins for Min Delay Constraint Dialog Box

The available Pin Type options are:

- Clock Pins
- Input Ports
- All Register Clock Pins

Through Pins

Specifies the through points for the Minimum Delay constraint.

Click the browse button next to the "Through" field to open the Select the Through Pins for Min Delay dialog box.



Type :		Pattern :		
All Nets	•	•		Search
Vailable Pins:				
CLK0_PAD D DFN1_0_Q				^
D_c FCCC_C0_0/CLK0_PAD FCCC_C0_0/FCCC_C0_0/C FCCC_C0_0/FCCC_C0_0/C		et		~
Add	1	Add All	Remove	Remove All
Assigned Pins:				
FCCC_C0_0/FCCC_C0_0/B	USY			

Figure 22 · Select Through Pins for Min Delay Dialog Box

The available Pin Type options are:

- All Ports
- All Pins
- All Nets
- All Instances

Destination Pins

Specifies the ending points for minimum delay constraint. A valid timing ending point is a clock, a primary output, or a data pin of a sequential cell.

Click the browse button next to the "To" field to open the Select the Destination Pins for Min Delay Constraint dialog box.



ype : Clock Pins	Pattern :		Search
vailable Pins:			
CLK0_PAD			
Add	Add All	Remove	Remove All
	Add All	Remove	Remove All
Add ssigned Pins: FCCC_C0_0/FCCC_C0_0/CC		Remove	Remove All
ssigned Pins:		Remove	Remove All

Figure 23 · Select Destination Pins for Min Delay Constraint Dialog Box

The available Pin Type options are:

- Clock Pins
- Output Ports
- All Register Data Pins

Comment

Enter a one-line comment for the Constraint.

See Also

Timing Exceptions Overview set_min_delay (SDC)

Set a Multicycle Constraint

Set the options in the Set Multicycle Constraint dialog box to specify paths that take multiple clock cycles in the current design.

Setting the multiple-cycle path constraint overrides the single-cycle timing relationships (the default) between sequential elements by specifying the number of cycles (two or more) that the data path must have for setup or hold checks.

Note: The false path information always takes precedence over multiple cycle path information. A specific maximum delay constraint overrides a general multiple cycle path constraint.

To set a multicycle constraint, open the Set Multicycle Constraint dialog box in one of the following four ways:

• From the Constraints Browser, choose Multicycle.



- Double-click the Add Multicycle Constraint icon
- Choose Multicycle from the Constraints drop-down menu (Constraints > Multicycle).
- Right-click any row in the Multicycle Constraints Table and choose Add Multicycle Path Constraint.

The Set Multicycle Constraint dialog box appears.

Set Multicycle Constraint		8 2
Specify multiplier(s) for : Setup Check only Setup Path Multiplier :	O Setup and Hold Checks	
Default setup edge Hold edge	New setup edge	
From :		
c.		· ·
Through :		
		^
<		~
To :		

<		
Comment :		
Help		OK Cancel

Figure 24 · Set Multicycle Constraint Dialog Box

Setup Check Only

Check this box to apply multiple clock cycle timing consideration for Setup Check only.

Setup and Hold Checks

Check this box to apply multiple clock cycle timing consideration for both Setup and Hold Checks.

Setup Path Multiplier

Specifies an integer value that represents the number of clock cycles (more than one) the data path must have for a setup check.

Source Pins/From Pins

Specifies the starting points for the multiple cycle path. A valid starting point is a clock, a primary input, an inout port, or the clock pin of a sequential cell.

Click the browse button next to the "From" field to open the Select Source Pins for Multicycle Constraint dialog box.



Гуре:	Pattern :		
Clock Pins	*		Search
wailable Pins:			
Add	Add All	Remove	Remove All
Add Assigned Pins:	Add All	Remove	Remove All

Figure 25 · Select Source Pins for Multicycle Constraint Dialog Box

The available Pin Type options are:

- Clock Pins
- Input Ports
- All Register Clock Pins

Through Pins

Click the browse button next to the "Through" field to open the Select Through Pins for Multicycle Constraint dialog box. The Select Through Pins for Multicycle Constraint dialog box appears.



Гуре : All Pins	Pattern :		Search
Available Pins:			
DFN1_0/CLK DFN1_0/D DFN1_1/CLK DFN1_1/D D_ibuf/PAD D_ibuf/Y FCCC_C0_0/CLK0_PAD			~
Add	Add All	Remove	Remove All
Assigned Pins:			
DFN1_0/Q DFN1_1/Q			

Figure 26 · Select Through Pins for Multicycle Constraint Dialog Box

The available Pin Type options are:

- All Ports
- All Pins
- All Nets
- All Instances

Destination/To Pins

Click the browse button next to the "To" field to open the Select Destination Pins for Multicycle Constraint dialog box.



Type : All Register Data Pins	Pattern :		Search
All Register Data Piris			Jeardi
vailable Pins:			
DFN1_0/D DFN1_1/D FCCC_C0_0/FCCC_C0_0/CC FCCC_C0_0/FCCC_C0_0/CC			^
FCCC_C0_0/FCCC_C0_0/CC			
			~
		Remove	Remove All
FCCC_C0_0/FCCC_C0_0/CC FCCC_C0_0/FCCC_C0_0/CC Add Assigned Pins:	C_INST/NGMUX0_HOLD_N	Remove	11

Figure 27 · Select Destination Pins for Multicycle Constraint Dialog Box

The available Pin Type options are:

- Clock Pins
- Output Ports
- All Register Data Pins

Comment

Enter a one-line comment for the constraint.

Set a False Path Constraint

Set options in the Set False Path Constraint dialog box to define specific timing paths as false path.

This constraint removes timing requirements on these false paths so that they are not considered during the timing analysis. The path starting points are the input ports or register clock pins and path ending points are the register data pins or output ports. This constraint disables setup and hold checking for the specified paths.

Note: When the same timing path has more than one timing exception constraint, the Timing Constraints Editor honors the timing constraint with the highest precedence and ignores the other timing exceptions according to the order of precedence shown below.

Timing Exception Constraints	Order of Precedence
set_disable_timing	1
set_false_path	2
set_maximum_delay/set_minimum_delay	3



	Timing Exception Constraints	Order of Precedence
ę	set_multicycle_path	4

Note: The set_false_path constraint has the second highest precedence and always overrides the set_multicycle_path constraints and set_maximum/minimum_delay constraints.

To set a false path constraint, open the Set False Path Constraint dialog box in one of the following four ways:

- From the Constraints Browser, choose False Path.
- Double-click the Add False Path Constraint icon
- Choose False Path from the Constraints drop-down menu (Constraints > False Path).
- Right-click any row in the False Path Constraints Table and choose **Add False Path Constraint**. The Set False Path Constraint dialog box appears.

Set False Path Constraint	8
From :	
	*
4	
Through :	
	*
<	*
ð:	
	·
	[
	*
Comment :	
Help	OK Cancel

Figure 28 · Set False Path Constraint Dialog Box

Source/From Pins

To select the Source Pin(s), click the browse button next to the "From" field and open the Select Source Pins for False Path Constraint dialog box.



Type : All Register Clock Pins	Pattern :		Search
Available Pins:	d diversity		1
DFN1_0/CLK DFN1_1/CLK FCCC_C0_0/FCCC_C0_0/CC FCCC_C0_0/FCCC_C0_0/CC FCCC_C0_0/FCCC_C0_0/CC FCCC_C0_0/FCCC_C0_0/CC FCCC_C0_0/FCCC_C0_0/CC	C_INST/CLK0_PAD C_INST/CLK1 C_INST/CLK1_PAD		
Add	Add All	Remove	Remove All
HUU			
Assigned Pins:			

Figure 29 · Select Source Pins for False Path Constraint Dialog Box

The available options for Pin Type are:

- Clock Pins
- Input Ports
- All Register Clock Pins

Through Pins

Specifies a list of pins, ports, cells, or nets through which the false paths must pass.

To select the Through pin(s), click the browse button next to the "Through" field to open the Select Through Pins for False Path Constraint dialog box.



Type : All Nets	-	Pattern :			Search
vailable Pins:					
FCCC_C0_0/FCCC_C0_0, FCCC_C0_0/FCCC_C0_0, FCCC_C0_0/GND FCCC_C0_0/VCC FCCC_C0_0_GL0 GND Q					• • • • • • • • • • • • • • • • • • •
Add		Add All	Remove	Remove	All
Issigned Pins:					
FCCC_C0_0/FCCC_C0_0 FCCC_C0_0/FCCC_C0_0 FCCC_C0_0/FCCC_C0_0	Y3				

Figure 30 · Select Through Pins for False Path Constraint Dialog Box

The available options for Pin Type are:

- All Ports
- All Pins
- All Nets
- All Instances

Destination/To Pins

To select the Destination Pin(s), click the browse button next to the "To" field to open the Select Destination Pins for False Path Constraint dialog box.



Type :		Pattern :		
All Register Data Pins	•	*		Search
vailable Pins:				
FCCC_C0_0/FCCC_C0_0/C0 FCCC_C0_0/FCCC_C0_0/C0 FCCC_C0_0/FCCC_C0_0/C0 FCCC_C0_0/FCCC_C0_0/C0 FCCC_C0_0/FCCC_C0_0/C0 FCCC_C0_0/FCCC_C0_0/C0 FCCC_C0_0/FCCC_C0_0/C0	CC_INST/N CC_INST/N CC_INST/N CC_INST/N CC_INST/N	NGMUX1_HOLD_N NGMUX1_SEL NGMUX2_ARST_N NGMUX2_HOLD_N NGMUX2_SEL		^ •
Add	1	Add All	Remove	Remove All
Assigned Pins:	CC INCT (C	SPD1_ARST_N		

Figure 31 · Select Destination Pins for False Path Constraint Dialog Box

The available options for Pin Type are:

- Clock Pins
- Output Ports
- All Register Data Pins

Comment

Enter a one-line comment for the constraint.



Advanced Constraints

Set a Disable Timing Constraint

Use disable timing constraint to specify the timing arcs to be disabled for timing consideration. **Note**: This constraint is for the Place and Route tool and the Verify Timing tool. It is ignored by the Synthesis tool. To specify a Disable Timing constraint, open the Set Constraint to Disable Timing Arcs dialog box in one of the following four ways:

- From the Constraints Browser, choose Advanced > Disable Timing.
- Double-click the Add Disable Timing Constraint icon
- Choose Disable Timing from the Constraints drop-down menu (Constraints > Disable Timing).
- Right-click any row in the Disable Timing Constraints Table and choose Add Constraint to Disable Timing.

1

The Set Constraint to Disable Timing Arcs dialog box appears.

Set constraint to disable timing arcs	8 ×
Instance Name:	
 Exclude all timing arcs in the instance Specify timing arc to exclude: 	
From Port	To Port:
Help	OK Cancel

Figure 32 · Set constraint to disable timing arcs Dialog Box

Instance Name

Specifies the instance name for which the disable timing arc constraint will be created.

Click the browse button next to the Instance Name field to open the Select instance to constrain dialog box.



elect a type and pattern to start a	search		
Filter available pins :			
Pin Type :	Pattern :		
All Instances	•		Filter
CoreAXI4Interconnect_0			~
CoreAXI4Interconnect_0/GND_Z			
CoreAXI4Interconnect_0/GND_Z	/GND_Z		
CoreAXI4Interconnect_0/MstCo	nvertor_loop[0].mstrconv		
CoreAXI4Interconnect_0/MstCo	nvertor_loop[0].mstrconv/GND_Z		
CoreAXI4Interconnect_0/MstCo	nvertor_loop[0].mstrconv/GND_Z/	GND_Z	
CoreAXI4Interconnect_0/MstCo	nvertor_loop[0].mstrconv/VCC_Z		
CoreAXI4Interconnect_0/MstCo	nvertor_loop[0].mstrconv/VCC_Z/	VCC_Z	
CoreAXI4Interconnect_0/MstCo		and the second sec	
	nvertor_loop[0].mstrconv/rgsl/GN	DZ	
CoreAXI4Interconnect_0/MstCo	nvertor_loop[0].mstrconv/rgsl/GN	D_Z/GND_Z	
	nvertor_loop[0].mstrconv/rgsl/VC0	영영 (The Control of Co	
	nvertor_loop[0].mstrconv/rgsl/VC0	1.	
	nvertor_loop[0].mstrconv/rgsl/gen		
이 같은 것은 것이 같은 것은 것은 것이 많은 것이 없는 것이 없는 것이 없는 것이 없다.	nvertor_loop[0].mstrconv/rgsl/gen		
	nvertor_loop[0].mstrconv/rgsl/gen		
	nvertor_loop[0].mstrconv/rgsl/gen		
	nvertor_loop[0].mstrconv/rqsl/qen		
COLEMAN HILEICONNECL U/ MISCO			

Figure 33 · Select instance to constrain Dialog Box

The Pin Type selection is limited to All Instances only.

Exclude All Timing Arcs in the Instance

This option enables you to exclude all timing arcs in the specified instance.

Specify Timing Arc to Exclude

This option enables you to specify the timing arc to exclude. In this case, you need to specify the from and to ports:

From Port

Specifies the starting point for the timing arc.

To Port

Specifies the ending point for the timing arc.

Comment

Enter a one-line comment for the constraint.

Set Clock Source Latency Constraint

Use clock source latency constraint to specify the delay from the clock generation point to the clock definition point in the design.

Clock source latency defines the delay between an external clock source and the definition pin of a clock. It behaves much like an input delay constraint.

You can specify both an "early" delay and a "late" delay for this latency, providing an uncertainty which the timing analyzer can use for propagating through its calculations. Rising and falling edges of the same clock can have



different latencies. If only one value is provided for the clock source latency, it is taken as the exact latency value, for both rising and falling edges.

To specify a Clock Source Latency constraint, open the Set Clock Source Latency Constraint dialog box in one of the following four ways:

- From the Constraints Browser, choose **Clock Source Latency**.
- Double-click the Clock Source Latency Constraint icon
- Choose Clock Source Latency from the Constraints drop-down menu (Constraints > Advanced > Clock Source Latency).
- Right-click any row of the Clock Latency Constraints Table and choose Add Clock Source Latency.

The Set Clock Source Latency Constraint dialog box appears.

Clock Name or Source:				•
Clock Source			1	
Late Rise ns		-	Late Fall	ns
Early Rise ns			Early Fall	ns
Clock Name or Source	rising 🔲 E	arly same as	Late	ſ

Figure 34 · Set Clock Source Latency Constraint Dialog Box

To select the Clock Source, click on the browser button to open the Choose the Clock Source Pin dialog box:



Pin Type :	Pattern :	
Clock Pins	•	Filter
PLL_REF_CLK REF_CLK_PAD_P Idr_x32_0/CCC_0/pll_in:		
dr_x32_0/CCC_0/pll_in: dr_x32_0/CCC_0/pll_in:		
ldr_x32_0/CCC_0/pll_in		

Figure 35 · Choose the Clock Source Pin Dialog Box

The only choice available for Pin Type is Clock Pins.

Late Rise

Specifies the largest possible latency, in nanoseconds, of the rising clock edge at the clock port or pin selected, with respect to its source. Negative values are acceptable, but may lead to overly optimistic analysis.

Early Rise

Specifies the smallest possible latency, in nanoseconds, of the rising clock edge at the clock port or pin selected, with respect to its source. Negative values are acceptable, but may lead to overly optimistic analysis.

Late Fall

Specifies the largest possible latency, in nanoseconds, of the falling clock edge at the clock port or pin selected, with respect to its source. Negative values are acceptable, but may lead to overly optimistic analysis.

Early Fall

Specifies the smallest possible latency, in nanoseconds, of the falling clock edge at the clock port or pin selected, with respect to its source. Negative values are acceptable, but may lead to overly optimistic analysis.

Clock Edges

Select the latency for the rising and falling edges:

Falling same as rising: Specifies that Rising and Falling clock edges have the same latency.

Early same as late: Specifies that the clock source latency should be considered as a single value, not a range from "early" to "late".



Comment

Enter a one-line comment to describe the clock source latency.

See Also

Specifying Clock Constraints

Set Clock Uncertainty Constraint Dialog Box

Use this dialog box to either set Simple Clock Uncertainty constraint or Clock To Clock Uncertainty constraint from the **Type** drop down menu. The default is Simple Clock Uncertainty Constraint.

Set Simple Clock Uncertainty Constraint

To open the Set Clock Uncertainty Constraint dialog box (shown below), from the **Constraints** menu, choose **Clock Uncertainty.**

Select **Simple Clock Uncertainty**(default)from the **Type** drop down menu to set clock uncertainty constraint on a single clock.



Set Clock Uncertainty Constr	aint	8 23
Type Simple Clock	Uncertainty	. •
Source		_
Uncertainty:	ns	
Use uncertainty for: 🔘 setup	checks C hold checks	Il checks
Comment :		
Help		OK Cancel

Figure 36 · Simple Clock Uncertainty constraint dialog box

Source

Specifies the clock name as the uncertainty source. To set the Source clock, click the browse button to open the Select Source for Simple Uncertainty constraint dialog box.



ype : Clocks	<u>•</u>	Pattern :		Search
vailable Source:				
Add		Add All	Remove	Remove All
		Add All	Remove	Remove All
Add ssigned Source:		Add All	Remove	Remove All
		Add All	Remove	Remove All

Figure 37 · Select Source Pins for Clock Constraint Dialog Box

Clock pins, All pins and All ports are the pin types available for Source selection.

Uncertainty

Enter the time in ns that represents the amount of variation between two clock edges.

Use Uncertainty For

This option enables you select whether the uncertainty constraint applies to setup, hold, or all checks.

Comment

Enables you to save a single line of text that describes this constraint.

Set Clock To Clock Uncertainty Constraint

To open the Set Clock-to-clock Uncertainty Constraint dialog box (shown below), from the **Constraints** menu, choose **Clock Uncertainty** and select **Clock-To-Clock Uncertainty** from the **Type** drop down menu in Set Clock Uncertainty Constraint dialog box.





Set Clock-to-c	lock Uncertainty Constra	lint	8 23
Туре	Clock To Clock Uncert	ainty	•
From Clock:			·
Edge	C rising	C falling	both
	1		
-			
To Clock:			·
Edge	C rising	C falling	• both
Uncertainty:	ns		
Use uncertainty fo	or: C setup checks	C hold checks	Il checks
Comment :			
Help			OK Cancel

Figure 38 · Set Clock-to-Clock Uncertainty Constraint Dialog Box

From Clock

Specifies clock name as the uncertainty source.

To set the From Clock, click the browser button to open the Select Source Clock List for Clock-to-clock Uncertainty dialog box.



Jock Pins				Search
vailable Pins:				
REF_CLK_PAD_P ddr_x32_0/CCC_0/pll_inst ddr_x32_0/CCC_0/pll_inst ddr_x32_0/CCC_0/pll_inst ddr_x32_0/CCC_0/pll_inst Add	_0/OUT1 _0/OUT2	Add All	Remove	Remove All
ssigned Pins:		PAG PE	ISONY'S.	

Figure 39 · Select Source Clock List for Clock-to-Clock Uncertainty Dialog Box

The Pin Type selection is for Clock Pins only.

Edge

This option enables you to select if the clock-to-clock uncertainty applies to rising, falling, or both edges.

To Clock

Specifies clock name as the uncertainty destination.

To set the To Clock, click the browser button to open the Select Destination Clock List for Clock-to-clock Uncertainty Constraint dialog box.



Type : Clock Pins		Pattern :		Search
Available Pins:				
REF_CLK_PAD_P ddr_x32_0/CCC_0/pll_in	st 0/OUT0			
ddr_x32_0/CCC_0/pll_in		Arid All	Remove	Remove All
		Add All	Remove	Remove All

Figure 40 · Select Destination Clock List for Clock-to-Clock Uncertainty Constraint Dialog Box The Pin Type selection is for Clock Pins only.

Edge

This option enables you to select if the clock-to-clock uncertainty applies to rising, falling, or both edges.

Uncertainty

Enter the time in ns that represents the amount of variation between two clock edges.

Use Uncertainty For

This option enables you select whether the uncertainty constraint applies to setup, hold, or all checks.

Comment

Enables you to save a single line of text that describes this constraint.

Set Clock Groups

To add or delete a Clock Group constraint, open the Add Clock Groups Constraint dialog box in one of three ways:

- Select Clock Groups from the Constraints drop-down menu (Constraints > Clock Groups).
- Double-click **Clock Groups** in the Constraints Browser.
- Right-click any row in the Clock Groups Constraints Table and choose Add Clock Groups.



ClockGroupsName :	
Exclusive Flag :	
Logically Exclusive	
Physically Exclusive	
Asynchronous 🔘	
Add Group Delete Gro	
	^
Comment:	
Comment :	
Comment :	

Figure 41 · Add Clock Groups Constraints Dialog Box

ClockGroupsName - Enter a name for the Clock Groups to be added.

Exclusive Flag - Choose one of the three clock group attributes for the clock group:

- Logically Exclusive Use this setting for clocks that can exist physically on the device at the same time but are logically exclusive (e.g., multiplexed clocks).
- **Physically Exclusive** Use this setting for clocks that cannot exist physically on the device at the same time (e.g., multiple clocks defined on the same pin).
- Asynchronous Use this setting when there are valid timing paths between the two clock groups but the two clocks do not have any frequency or phase relationship and therefore these timing paths can be excluded from timing analysis.

Add Group – Click Add to open a dialog to add clocks to a clock group. Select the clocks from the Available Pins list and click Add to move them to Assigned Pins list. Click OK.



Filter available pins :		Pattern :		
Clocks	•	*		Search
Available Pins:				
ddr_x32_0/CCC_0/pll_inst ddr_x32_0/CCC_0/pll_inst	t_0/OUT2			
ddr_x32_0/CCC_0/pll_inst			Demons	Democra All
ddr_x32_0/CCC_0/pll_inst Add Assigned Pins:		Add All	Remove	Remove All

Figure 42 · Add Clocks For Clock Group Dialog Box

Delete Group – Delete the clocks from the Clock Group. Select the group of clocks to be deleted and click **Delete Group**. This will delete the clock group.





d Clock Groups Constraint	2
ClockGroupsName :	
Exclusive Flag : Logically Exclusive	
Physically Exclusive 💿 Asynchronous 💿	
Add Group Delete Group	
Comment :	

Figure 43 · Delete Group

See Also

set clock groups list_clock_groups remove_clock_groups

Select Destination Clock List for Clock-to-clock Uncertainty Constraint Dialog Box

This dialog box opens when you select the browse button for Destination/To Clock for Clock-to-clock Uncertainty Constraints dialog box.

To open the Select Destination Clock dialog box, double-click **Constraint > Advanced > Clock Uncertainty**. Click the browse button next to the To Clock field to select the Destination Clock Pin.



ype : Clock Pins	•	Pattern :		Search
vailable Pins:				
ddr_x32_0/CCC_0/pll_inst ddr_x32_0/CCC_0/pll_inst				
Add		Add All	Remove	Remove All
		Add All	Remove	Remove All

Figure 44 · Select Destination Clock List for Clock-to-clock Uncertainty Constraint Dialog Box

Filter Available Pins

Type – Displays the Type of the Available Pins in the design. The only valid selection is Clock Pins.

Pattern – The default is *, which is a wild-card match for all. You can specify any string value.

Click Search to filter the available pins based on the specified Pin Type and Pattern.

Available Pins

The list box displays the available Clock Pins. If you change the pattern value, the list box shows the available pins based on the filter.

Use Add, Add All to add the Clock Pins from the Available Pins list to Assigned Pins or Remove, Remove All to delete the Clock Pins from the Assigned Pins list.

Assigned Pins

Displays pins selected from the Available Pins list. Select Pins from this list and click **OK** to add the Destination Clock for Clock-to clock Uncertainty constraint.

Select Instance to Constrain Dialog Box

This dialog box appears when you click the browse button next to the Instance Name field in the Set Constraint to Disable Timing Arcs dialog box.



Filter available pins : Pin Type : Pattern : All Instances Pattern : PinType : Pattern : Pilter Pilt	elect a type and pattern to s	tart a search		
All Instances * Filter CoreAXI4Interconnect_0/GND_Z CoreAXI4Interconnect_0/GND_Z/GND_Z * CoreAXI4Interconnect_0/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv * CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/GND_Z * CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/CC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z/GND_Z CoreAXI4Interconnect	Filter available pins :			
CoreAXI4Interconnect_0 CoreAXI4Interconnect_0/GND_Z CoreAXI4Interconnect_0/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/CCZ_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z	Pin Type :	Pattern :		
CoreAXI4Interconnect_0/GND_Z CoreAXI4Interconnect_0/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z	All Instances	•		Filter
CoreAXI4Interconnect_0/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z/CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/CON_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z/CoND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z/VCC_Z	CoreAXI4Interconnect_0			^
CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/CC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z	CoreAXI4Interconnect_0/G	ND_Z		
CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/CON_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z	CoreAXI4Interconnect_0/G	ND_Z/GND_Z		
CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z	CoreAXI4Interconnect_0/N	1stConvertor_loop[0].mstrconv		
CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/CND_Z/CND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z/VCC_Z	CoreAXI4Interconnect_0/N	IstConvertor_loop[0].mstrconv/GN	ND_Z	
CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/CON_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z	CoreAXI4Interconnect_0/M	IstConvertor_loop[0].mstrconv/GN	ND_Z/GND_Z	
CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/CON_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z	CoreAXI4Interconnect_0/M	stConvertor_loop[0].mstrconv/VC	C_Z	
CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z/VCC_Z				
CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z/VCC_Z	CoreAXI4Interconnect_0/M	stConvertor_loop[0].mstrconv/rg	sl	
CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z	CoreAXI4Interconnect_0/N	IstConvertor_loop[0].mstrconv/rg	sl/GND_Z	
CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/VCC_Z/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z	CoreAXI4Interconnect_0/N	IstConvertor_loop[0].mstrconv/rg	sl/GND_Z/GND_Z	
CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z	CoreAXI4Interconnect_0/M	IstConvertor_loop[0].mstrconv/rg	sl/VCC_Z	
CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z/VCC_Z	CoreAXI4Interconnect_0/N	stConvertor_loop[0].mstrconv/rg	sl/VCC_Z/VCC_Z	
CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/GND_Z/GND_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z/VCC_Z	CoreAXI4Interconnect_0/M	IstConvertor_loop[0].mstrconv/rg	sl/genblk1.awrs	
CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/VCC_Z/VCC_Z	CoreAXI4Interconnect_0/M	stConvertor_loop[0].mstrconv/rg	sl/genblk1.awrs/GND_Z	
CoreAXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rqsl/qenblk1.awrs/VCC_Z/VCC_Z	CoreAXI4Interconnect_0/N	IstConvertor_loop[0].mstrconv/rg	sl/genblk1.awrs/GND_Z/	GND_Z
	CoreAXI4Interconnect_0/N	IstConvertor_loop[0].mstrconv/rg	sl/genblk1.awrs/VCC_Z	
	CoreAXI4Interconnect_0/N	stConvertor_loop[0].mstrconv/rg	sl/genblk1.awrs/VCC_Z/\	/cc_z v

Figure 45 · Select Instance to Constrain Dialog Box

Pin type – Displays the available pin types. All Instances is the only valid type.

Pattern – The default pattern is *, which is a wild-card match for all. You can specify any string value.

Select Filter to filter the available pins based on the specified Pin Type and Pattern.

The list box displays the list of available pins based on the filter. Select the pins from the list and click **OK** to select the Instance to Constrain.

Select Generated Clock Reference Dialog Box

Use this dialog box to find and choose the Generated Clock Reference Pin from the list of available pins.

To open the Select Generated Clock Reference dialog box (shown below) from the Constraints Editor, open the Create Generated Clock Constraint dialog box and click the browse button for the Reference Pin.



Filter available pins :		
Pin Type :	Pattern :	
Input Ports	*	Filter
D		

Figure 46 · Select Generated Clock Reference Dialog Box

Pin type – Displays the Available Pin types. The Pin Type options for Generated Clock Reference are:

- Input Ports
- All Pins

Pattern – The default pattern is *, which is a wild-card match for all. You can specify any string value.

Select Filter to filter the available pins based on the specified Pin Type and Pattern.

The list box displays the list of available pins based on the filter. Select the pins from the list and click **OK** to select the Generated Clock Reference Pin.

See Also

Specifying Generated Clock Constraints

Select Generated Clock Source Dialog Box

Use this dialog box to find and choose the generated clock source from the list of available pins.

To open the Select Generated Clock Source dialog box (shown below) from the Constraints Editor, open the Create Generated Clock Constraint dialog box and click the browse button for the Clock Pin. The Selected Generated Clock Source dialog box appears.



elect a type and pattern to start a Filter available pins :	i search		
Pin Type :	Pattern :		
All Register Output Pins	•		Filter
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genbl	k1.awrs/currState	[0]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genbl	k1.awrs/currState	[1]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genbl	k1.awrs/holdDat[18]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genbl	k1.awrs/holdDat[19]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genbl	k1.awrs/holdDat[20]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genbl	k1.awrs/holdDat[21]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genbl	k1.awrs/holdDat[23]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genbl	k1.awrs/holdDat[24]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genbl	k1.awrs/holdDat[25]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genbl	k1.awrs/holdDat[26]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genbl	k1.awrs/holdDat[27]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genbl	k1.awrs/holdDat[28]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genbl	k1.awrs/holdDat[29]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genbl	k1.awrs/holdDat[30]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genbl	k1.awrs/holdDat[31]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genbl	k1.awrs/holdDat[32]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genbl	k1.awrs/holdDat[33]/Q
CoreAXI4Interconnect 0/MstCo	onvertor_loop[0].mstrconv/rgsl/genbl	k1.awrs/holdDat[34]/Q

Figure 47 · Selected Generated Clock Source Dialog Box

Pin type – Displays the Available Pin types. The Pin Type options for Generated Clock Source are:

- Output Ports
- All Register Output Pins
- All Pins
- All Nets
- Input Ports

Pattern – The default pattern is *, which is a wild-card match for all. You can specify any string value.

Select Filter to filter the available pins based on the specified Pin Type and Pattern.

The list box displays the list of available pins based on the filter. Select the pins from the list and click **OK** to select the Generated Clock Source Pin.

See Also

Specifying Generated Clock Constraint

Select Ports Dialog Box

This dialog box appears when you click the browse button next to the Input Port field in the Set Input Delay dialog box or the Output Port field in the Set Output Delay dialog box. It also applies to the Set External Check and Set Clock To Output constraints. The following figure shows the Select Ports for Input Delay dialog box.



Type :	Pattern :		
Input Ports	*		Search
Available Pins:			
DQ DQS DQS[0] DQS[1] DQS_N DQS_N[0] DQS_N[1]			^ •
Add	Add All	Remove	Remove All
Assigned Pins:			

Figure 48 · Select Ports for Input Delay Dialog Box

Type – Displays the Type of the Available Pins in the design. The only valid selection is Input Ports.

Pattern – The default is *, which is a wild-card match for all. You can specify any string value.

Click **Search** to filter the available pins based on the specified pin Type and Pattern.

Available Pins

The list box displays the available Input Ports. If you change the pattern value, the list box shows the available Input Ports based on the filter.

Use Add, Add All to add Input Ports from the Available Pins list to Assigned Pins list or Remove, Remove All to delete the Input Ports from the Assigned Pins list.

Assigned Pins

Displays the pins selected from the Available Pins list. Select Pins from this list and click **OK** to add the Input Port. The following figure shows the Select Ports for Output Delay Dialog Box



Type : Output Ports	Pattern :		Search
Vailable Pins:			
A A[0] A[10] A[11] A[1] A[2] A[3]			~
Add	Add All	Remove	Remove All
Assigned Pins:			
A[12]			

Figure 49 · Select Ports for Output Delay Dialog Box

Type – Displays the Type of the Available Pins in the design. The only valid selection is Output Ports.

Pattern – The default is *, which is a wild-card match for all. You can specify any string value.

Click **Search** to filter the available pins based on the specified pin Type and Pattern.

Available Pins

The list box displays the available Output Ports. If you change the pattern value, the list box shows the available Output Ports based on the filter.

Use Add, Add All to add the Output Ports from the Available Pins list to Assigned Pins list or **Remove**, **Remove** All to delete the Output Ports from the Assigned Pins list.

Assigned Pins

Displays pins selected from the Available Pins list. Select Pins from this list and click **OK** to add the Output Ports for Output Delay Constraint.

Select Source for Simple Uncertainty Constraint

Use this dialog box to choose the Source from the list of clocks, pins and ports.

To open the Select Source for Simple Uncertainty Constraint dialog box (shown below) from the Constraints Editor, click the browse button for the Source field in the Set Clock Uncertainty Constraint dialog box.



Fype : Clocks	•	Pattern :		Search
				Jeach
vailable Source:				
Add	1	Add All	Remove	Remove All
Add		Add All	Remove	Remove All
		Add All	Remove	Remove All
Add ssigned Source;		Add All	Remove	Remove All
		Add All	Remove	Remove All

Figure 50 · Select Source for Simple Uncertainty Constraint Dialog Box

Filter Available Pins

Type – Displays the Available Source types. The Source Type options available are:

- Clock
- All Pins
- All Ports

Pattern - The default pattern is *, which is a wild-card match for all. You can specify any string value.

Click **Search** to filter the available pins based on the specified pin Type and Pattern.

Available Source

The list box displays the available source. If you change the pattern value, the list box shows the available source based on the filter.

Use Add, Add All to add the source from the Available Source list to Assigned Source list or **Remove**, **Remove** All to delete the source from the Assigned Source list.

Assigned Source

Displays the source selected from the Available Source list. Select source from this list and click **OK** to add the Source to the Constraint.

See Also

Set Simple Uncertainty constraint



Select Source for Simple Uncertainty Constraint

Use this dialog box to choose the Source from the list of clocks, pins and ports.

To open the Select Source for Simple Uncertainty Constraint dialog box (shown below) from the Constraints Editor, click the browse button for the Source field in the Set Clock Uncertainty Constraint dialog box.

pe : locks	Pattern :		Search
ailable Source:			
Add	Add All	Remove	Remove All
Add	Add All	Remove	Remove All
	Add All	Remove	Remove All
	Add All	Remove	Remove All

Figure 51 · Select Source for Simple Uncertainty Constraint Dialog Box

Filter Available Pins

Type – Displays the Available Source types. The Source Type options available are:

- Clock
- All Pins
- All Ports

Pattern - The default pattern is *, which is a wild-card match for all. You can specify any string value.

Click **Search** to filter the available pins based on the specified pin Type and Pattern.

Available Source

The list box displays the available source. If you change the pattern value, the list box shows the available source based on the filter.

Use Add, Add All to add the source from the Available Source list to Assigned Source list or **Remove**, **Remove** All to delete the source from the Assigned Source list.

Assigned Source

Displays the source selected from the Available Source list. Select source from this list and click **OK** to add the Source to the Constraint.

See Also

Set Simple Uncertainty constraint



Select Source Clock for Clock-to-Clock Uncertainty Constraint Dialog Box

This dialog box opens when you click the browse button for From Clock for Set Clock-to-Clock Uncertainty Constraints dialog box.

To open the Select Source Clock dialog box, double-click **Constraint > Advanced > Clock Uncertainty** and click the browse button for the From Clock field.

Clock Pins	Pattern :		Search
vailable Pins:			
REF_CLK_PAD_P ddr_x32_0/CCC_0/pll_inst_0 ddr_x32_0/CCC_0/pll_inst_0 ddr_x32_0/CCC_0/pll_inst_0 ddr_x32_0/CCC_0/pll_inst_0	0/OUT1 0/OUT2	Derriver	Remove All
Add ssigned Pins:	Add All	Remove	Remove All

Figure 52 · Select Source Clock List for Clock-to-Clock Uncertainty Constraint Dialog Box

Filter Available Pins

Type – Displays the Type of the Available Pins in the design. The only valid selection is Clock Pins.

Pattern – The default is *, which is a wild-card match for all. You can specify any string value.

Click **Search** to filter the available pins based on the specified pin Type and Pattern.

Available Pins

The list box displays the available Clock Pins. If you change the pattern value, the list box shows the available pins based on the filter.

Use Add, Add All to add the Clock Pins from the Available Pins list to Assigned Pins list or **Remove**, **Remove All** to delete the Clock Pins from the Assigned Pins list.

Assigned Pins

Displays the pins selected from the Available Pins list. Select pins from this list and click **OK** to add the Source Clock for Clock-to-Clock Uncertainty constraint.



Select Source or Destination Pins for Constraint Dialog Box

This dialog box opens when you select the browse button for Source/From, Intermediate/Through and Destination/To pins for Timing Exception Constraints: False Path Constraints, Multicycle Path Constraints, and Maximum/Minimum Delay Constraints.

To open the Select Source or Destination Pins for Constraint dialog box from the Constraints Editor, choose **Constraint > Timing Exception Constraint Name**. Click the browse button to select the source.

lter available pins :			
ype :	Pattern :		
Clock Pins	*		Search
vailable Pins:			
CLK0_PAD FCCC_C0_0/FCCC_C0_0/CC	C_INST/GL0		
Add	Add All	Remove	Remove All
Add Assigned Pins:	Add All	Remove	Remove All

Figure 53 · Select Source Pins for Multicycle Constraint

Filter Available Pins

Type – Displays the Type of the Available Pins in the design. The pin Type options available for the Source are:

- Clock Pins
- Input Ports
- All Register Output Pins

Pattern – The default is *, which is a wild-card match for all. You can specify any string value.

Click Search to filter the available pins based on the specified pin Type and Pattern.

Available Pins

The list box displays the available pins. If you change the pattern value, the list box shows the available pins based on the filter.

Use Add, Add All to add the pins from the Available Pins list to Assigned Pins or **Remove**, **Remove All** to delete the pins from the Assigned Pins list.

Assigned Pins

Displays pins selected from the Available Pins list. Select Pins from this list and click **OK** to add the Source Pins for Multicycle constraint.



Select Source Pins for Clock Constraint Dialog Box

Use this dialog box to find and choose the Clock Source from the list of available pins.

To open the Select Source Pins for the Clock Constraint dialog box (shown below) from the Constraints Editor, click the browse button for the Clock Source field in the Create Clock Constraint dialog box.

- m	*		Search
All Pins	•		Search
vailable Pins:			
DFN1_0/CLK DFN1_0/D			^
DFN1_0/Q			
DFN1_1/CLK			
DFN1_1/Q			
D_ibuf/PAD D_ibuf/Y			~
Add	Add All	Remove	Remove All
ssigned Pins:	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
DFN1_1/D			
DENT_1/D			

Figure 54 · Select Source Pins for Clock Constraint

Filter Available Pins

Type – Displays the Available pin types. The pin Type options available for the Source Pins are:

- Input Ports
- All Pins
- All Nets

Pattern - The default pattern is *, which is a wild-card match for all. You can specify any string value.

Click Search to filter the available pins based on the specified pin Type and Pattern.

Available Pins

The list box displays the available pins. If you change the pattern value, the list box shows the available pins based on the filter.

Use Add, Add All to add the pins from the Available Pins list to Assigned Pins list or Remove, Remove All to delete the pins from the Assigned Pins list.

Assigned Pins

Displays the pins selected from the Available Pins list. Select pins from this list and click **OK** to add the Source Pins for Clock Constraint.

See Also

Specifying Clock Constraints



Select Through Pins for Timing Exception Constraint Dialog Box

This dialog box opens when you select the Browse button for Intermediate/Through Pins for False Path, Multicycle Path, Min/Max Delay Constraints dialog box.

To open the Select Through Pins dialog box, double-click **Constraint > Exceptions > Max/Min Delay/False Path/Multicycle Path**. Click the browse button for the Through field to select the Intermediate/Through Pin. The dialog box for Select Through Pins for False Path Constraint is shown below.

Type : All Nets	Pattern :		Search
Available Pins:			
FCCC_C0_0/FCCC_C0_0/ FCCC_C0_0/FCCC_C0_0/ FCCC_C0_0/GND FCCC_C0_0/VCC FCCC_C0_0_GL0 GND Q			~
Add	Add All	Remove	Remove All
Assigned Pins:			
FCCC_C0_0/FCCC_C0_0/ FCCC_C0_0/FCCC_C0_0/ FCCC_C0_0/FCCC_C0_0_	Y3		

Figure 55 · Select Through Pins for False Path Constraint Dialog Box

Filter Available Pins

Type – Displays the Available pin types. The pin Type options available for the Through Pins are:

- All Ports
- All Pins
- All Nets
- All Instances

Pattern - The default pattern is *, which is a wild-card match for all. You can specify any string value.

Click Search to filter the available pins based on the specified pin Type and Pattern.

Available Pins

The list box displays the available pins. If you change the pattern value, the list box shows the available pins based on the filter.

Use Add, Add All to add the pins from the Available Pins list to Assigned Pins list or Remove, Remove All to delete the pins from the Assigned Pins list.

Assigned Pins

Displays the pins selected from the Available Pins list. Select pins from this list and click **OK** to add the Through Pins for False Path Constraint.



Referenced Topics

create_clock

SDC command; creates a clock and defines its characteristics.

create clock -name clock name -add -period period value [-waveform edge list] source

Arguments

-name clock_name

Specifies the name of the clock constraint. This parameter is required for virtual clocks when no clock source is provided.

-add

Specifies that a new clock constraint is created at the same source as the existing clock without overriding the existing constraint. The name of the new clock constraint with the -add option must be different than the existing clock constraint. Otherwise, it will override the existing constraint, even with the -add option. The -name option must be specified with the -add option.

-period period_value

Specifies the clock period in nanoseconds. The value you specify is the minimum time over which the clock waveform repeats. The period_value must be greater than zero.

-waveform edge list

Specifies the rise and fall times of the clock waveform in ns over a complete clock period. There must be exactly two transitions in the list, a rising transition followed by a falling transition. You can define a clock starting with a falling edge by providing an edge list where fall time is less than rise time. If you do not specify -waveform option, the tool creates a default waveform, with a rising edge at instant 0.0 ns and a falling edge at instant (period_value/2)ns.

source

Specifies the source of the clock constraint. The source can be ports or pins in the design. If you specify a clock constraint on a pin that already has a clock, the new clock replaces the existing one. Only one source is accepted. Wildcards are accepted as long as the resolution shows one port or pin.

Supported Families

SmartFusion2, IGLOO2, RTG4, PolarFire

Description

Creates a clock in the current design at the declared source and defines its period and waveform. The static timing analysis tool uses this information to propagate the waveform across the clock network to the clock pins of all sequential elements driven by this clock source.

The clock information is also used to compute the slacks in the specified clock domain that drive optimization tools such as place-and-route.

Exceptions

None

Examples

The following example creates two clocks, one on port CK1 with a period of 6, and the other on port CK2 with a period of 6, a rising edge at 0, and a falling edge at 3:



create_clock -name {my_user_clock} -period 6 CK1 create_clock -name {my_other_user_clock} -period 6 -waveform {0 3} {CK2}

The following example creates a clock on port CK3 with a period of 7, a rising edge at 2, and a falling edge at 4:

```
create clock -period 7 -waveform {2 4} [get ports {CK3}]
```

The following example creates a new clock constraint clk2, in addition to clk1, on the same source port clk1 without overriding it.

create_clock -name clk1 -period 10 -waveform {0 5} [get_ports clk1]
create clock -name clk2 -add -period 20 -waveform {0 10} [get ports clk1]

The following example does not add a new clock constraint, even with the -add option, but overrides the existing clock constraint because of the same clock names. Note: To add a new clock constraint in addition to the existing clock constraint on the same source port, the clock names must be different.

```
create_clock -name clk1 -period 10 -waveform {0 5} [get_ports clk1]
create clock -name clk1 -add -period 50 -waveform {0 25} [get ports clk1]
```

Microsemi Implementation Specifics

- The -waveform in SDC accepts waveforms with multiple edges within a period. In Microsemi design implementation, only two waveforms are accepted.
- SDC accepts defining a clock on many sources using a single command. In Microsemi design
 implementation, only one source is accepted.
- The source argument in SDC create_clock command is optional. This is in conjunction with the -name argument in SDC to support the concept of virtual clocks. In Microsemi implementation, source is a mandatory argument as -name and virtual clocks concept is not supported.
- The -domain argument in the SDC create_clock command is not supported.

See Also

SDC Syntax Conventions

create_generated_clock

SDC command; creates an internally generated clock and defines its characteristics.

```
create_generated_clock -name clock_name [-add] [-master_clock clock_name] -source
reference_pin [-divide_by divide_factor] [-multiply_by multiply_factor] [-invert] source -
pll_output pll_feedback_clock -pll_feedback pll_feedback_input[-edges values] [-edge_shift
values]
```

Arguments

-name clock_name

Specifies the name of the clock constraint. This parameter is required for virtual clocks when no clock source is provided.

-add

Specifies that the generated clock constraint is a new clock constraint in addition to the existing one at the same source. The name of the clock constraint should be different from the existing clock constraint. With this option, -master_clock option and -name options must be specified.

```
-master clock clock name
```

Specifies the master clock used for the generated clock when multiple clocks fan into the master pin. This option must be used in conjuction with -add option of the generated clock.

Notes:

- 1. The master_clock option is used only with the -add option for the generated clocks.
- 2. If there are multiple master clocks fanning into the same reference pin, the first generated clock specified will always use the first master clock as its source clock.



3. The subsequent generated clocks specified with the -add option can choose any of the master clocks as their source clock (including the first master clock specified).

-source reference pin

Specifies the reference pin in the design from which the clock waveform is to be derived.

-divide_by divide_factor

Specifies the frequency division factor. For instance if the *divide_factor* is equal to 2, the generated clock period is twice the reference clock period.

-multiply_by multiply_factor

Specifies the frequency multiplication factor. For instance if the *multiply_factor* is equal to 2, the generated clock period is half the reference clock period.

-invert

Specifies that the generated clock waveform is inverted with respect to the reference clock.

source

Specifies the source of the clock constraint on internal pins of the design. If you specify a clock constraint on a pin that already has a clock, the new clock replaces the existing clock. Only one source is accepted. Wildcards are accepted as long as the resolution shows one pin.

-pll_output pll_feedback_clock

Specifies the output pin of the PLL which is used as the external feedback clock. This pin must drive the feedback input pin of the PLL specified using the -pll_feedback option. The PLL will align the rising edge of the reference input clock to the feedback clock. This is a mandatory argument if the PLL is operating in external feedback mode.

-pll feedback pll feedback input

Specifies the feedback input pin of the PLL. This pin must be driven by the output pin of the PLL specified using the -pll_output option. The PLL will align the rising edge of the reference input clock to the external feedback clock. This is a mandatory argument if the PLL is operating in external feedback mode.

-edges values

Specify the integer values that represent the edges from the source clock that form the edges of the generated clock. Three values must be specified to generate the clock. If you specify less than three, a tool tip indicates an error.

-edge_shift values

Specify a list of three floating point numbers that represents the amount of shift, in nanoseconds, that the specified edges are to undergo to yield the final generated clock waveform. These floating point values can be positive or negative. Positive value indicates a shift later in time, while negative indicates a shift earlier in time.

For example: An edge shift of {1 1 1} on the LSB generated clock, would shift each derived edge by 1 nanosecond.

To create a 200MHz clock from a 100MHz clock, use edge { 1 2 3} and edge shift {0 -2.5 -5.0}.

Supported Families

SmartFusion2, IGLOO2, RTG4, PolarFire

Description

Creates a generated clock in the current design at a declared source by defining its frequency with respect to the frequency at the reference pin. The static timing analysis tool uses this information to compute and propagate its waveform across the clock network to the clock pins of all sequential elements driven by this source.

The generated clock information is also used to compute the slacks in the specified clock domain that drive optimization tools such as place-and-route.



Examples

The following example creates a generated clock on pin U1/reg1:Q with a period twice as long as the period at the reference port CLK.

create_generated_clock -name {my_user_clock} -divide_by 2 -source [get_ports {CLK}] U1/reg1:Q

The following example creates a generated clock at the primary output of myPLL with a period ³/₄ of the period at the reference pin clk.

create_generated_clock -divide_by 3 -multiply_by 4 -source clk [get_pins {myPLL:CLK1}]

The following example creates a new generated clock gen2 in addition to gen1 derived from same master clock as the existing generated clock, and the new constraints is added to pin r1/CLK.

create_generated_clock -name gen1 -multiply_by 1 -source [get_ports clk1] [get_pins
r1/CLK]

create_generated_clock -name gen2 -add -master_clock clk1 -source [get_ports clk1] multiply_by 2 [get_pins r1/CLK]

The following example does not create a new generated clock constraint in addition to the existing clock, but will override even with the -add option enabled, because the same names are used.

create_generated_clock -name gen2 -source [get_ports clk1] -multiply_by 3 [get_pins
r1/CLK]

create_generated_clock -name gen2 -source [get_ports clk1] -multiply_by 4 -master_clock
clk1 -add [get_pins r1/CLK]

The following example creates a generated clock on pin U1/reg1:Q with a period twice as long as the period at the reference port CLK.

create_generated_clock -name {my_user_clock} -divide_by 2 -source [get_ports {CLK}] U1/reg1/Q

The following example creates a generated clock at the primary output of myPLL with a period ³/₄ of the period at the reference pin clk.

create_generated_clock -divide_by 3 -multiply_by 4 -source clk [get_pins {myPLL/CLK1}] The following example creates a generated clock named system_clk on the GL2 output pin of FCCC_0 with a period equal to half the period of the source clock. The constraint also identifies GL2 output pin as the external feedback clock source and CLK2 as the feedback input pin for FCCC_0.

```
create_generated_clock -name { system_clk } \
-multiply_by 2 \
-source { FCCC_0/CCC_INST/CLK3_PAD } \
-pll_output { FCCC_0/CCC_INST/GL2 } \
-pll_feedback { FCCC_0/CCC_INST/CLK2 } \
{ FCCC_0/CCC_INST/GL2 }
```

Microsemi Implementation Specifics

- SDC accepts either –multiply_by or –divide_by option. In Microsemi design implementation, both are
 accepted to accurately model the PLL behavior.
- SDC accepts defining a generated clock on many sources using a single command. In Microsemi design implementation, only one source is accepted.
- The -duty_cycle ,-edges and -edge_shift options in the SDC create_generated_clock command are not supported in Microsemi design implementation.

See Also

SDC Syntax Conventions



Specifying Generated Clock Constraints

Specifying a generated clock constraint enables you to define an internally generated clock for your design and verify its timing behavior. Use generated clock constraints and <u>clock constraints</u> to meet your performance goals.

To specify a generated clock constraint:

- 1. Open the Create Generated Clock Constraint dialog box using one of the following methods:
 - Click the 揓 icon.
 - Right-click the **Generated Clock** in the Constraint Browser and choose **Add Generated Clock**.
 - Double-click the Generated Clock Constraints grid. The Create Generated Clock Constraint dialog box appears (as shown below).

Generated Clock Name: Generated Clock Name: (* The generated frequency is such that: f(dock) = f(reference)* 1 1 1 (* The generated dock edges are based on the reference edges: Edges (example: 13.5) (* The generated waveform is the same as the reference waveform. (* The generated waveform is the same as the reference waveform. (* Ald this dock to existing one with same source	2	?	Create Generated Clock Constraint
The generated frequency is such that: $f(dock) = f(reference) * 1 / 1$ The generated dock edges are based on the reference edges: $f(dock) = f(reference) * 1 / 1$ The generated dock edges are based on the reference edges: $f(dock) = f(reference) * 1 / 1$ Edges (example : 1 3 5) $f(dock) = f(reference) * 1 / 1$ Edges Shift (example: 0.0 0.5 1.0) The edges are shifted by the following delays: $f(dock) = f(reference) * 1 / 1$ Edge Shift (example: 0.0 0.5 1.0) The edges are shifted by the following delays: $f(dock) = f(reference) * 1 / 1$ Edge Shift (example: 0.0 0.5 1.0) The edges are shifted by the following delays: $f(dock) = f(reference) * 1 / 1$ Edge Shift (example: 0.0 0.5 1.0) The edges are shifted by the following delays: $f(dock) = f(reference) * 1 / 1$ Edge Shift (example: 0.0 0.5 1.0) The edges are shifted by the following delays: $f(dock) = f(reference) * 1 / 1$ Edge Shift (example: 0.0 0.5 1.0) The edges are shifted by the following delays: $f(dock) = f(reference) * 1 / 1$ Edge Shift (example: 0.0 0.5 1.0) The edges are shifted by the following delays: $f(dock) = f(reference) * 1 / 1$ Edge Shift (example: 0.0 0.5 1.0) The edges are shifted by the following delays: $f(dock) = f(reference) * 1 / 1$ Edge Shift (example: 0.0 0.5 1.0) The edges shift is applied by PLL. $f(dock) = f(reference) * 1 / 1$ Edge Shift is applied by PLL. $f(dock) = f(reference) * 1 / 1$ Edge Shift is applied by PLL. $f(dock) = f(reference) * 1 / 1$ Edge Shift is applied by PLL. $f(dock) = f(reference) * 1 / 1$ Edge Shift is applied by PLL. $f(dock) = f(reference) * 1 / 1$ Edge Shift is applied by PLL. $f(dock) = f(reference) * 1 / 1$ Edge Shift is applied by PLL. $f(dock) = f(reference) * 1 / 1$ Edge Shift is applied by PLL. $f(dock) = f(reference) * 1 / 1$ Edge Shift is applied by PLL. $f(dock) = f(reference) * 1 / 1$ Edge Shift is applied by PLL. $f(dock) = f(reference) * 1 / 1$ Edge Shift is applied by PLL. $f(dock) = f(reference) * 1 / 1$ Edge Shift is applied by PLL. $f(dock) = f(reference) * 1 / 1$ Edge Shift is applied by		FPGA	Reference Pin:
The generated dock edges are based on the reference edges: The edges are shifted by the following delays: The edges are shifted by the following delays: Edge Shift (example: 0.0 0.5 1.0) the generated waveform is the same as the reference waveform. An External feedback is used to generate the dock. An External feedback is used to generate the dock. Chapter of the same as Chapter			
The edges are shifted by the following delays: Edge Shift (example: 0.0 0.5 1.0) The generated waveform is An External feedback is used to generate the dock. The edges shift is applied by PLL. Under the edges shift is applied by PLL. Edge Shift (example: 0.0 0.5 1.0) The generated waveform is An External feedback is used to generate the dock. The edges shift is applied by PLL. Edge Shift (example: 0.0 0.5 1.0) The generated waveform is An External feedback is used to generate the dock. The edges shift is applied by PLL. Edge Shift (example: 0.0 0.5 1.0) The generated waveform is The edges are shift is applied by PLL. Edge Shift (example: 0.0 0.5 1.0) The generated waveform is The edges are shift is applied by PLL. Edge Shift (example: 0.0 0.5 1.0) The generated waveform is The edges are shift is applied by PLL. Edge Shift (example: 0.0 0.5 1.0) The edges are shift is applied by PLL. Edge Shift (example: 0.0 0.5 1.0) The edges are shift is applied by PLL. Edge Shift (example: 0.0 0.5 1.0) The edges are shift is applied by PLL. Edge Shift (example: 0.0 0.5 1.0) The edges are shift is applied by PLL. Edge Shift (example: 0.0 0.5 1.0) The edges are shift is applied by PLL. Edge Shift (example: 0.0 0.5 1.0) The edges are shift is applied by PLL. Edge Shift (example: 0.0 0.5 1.0) The edges are shift is applied by PLL. Edge Shift (example: 0.0 0.5 1.0) The edges are shift is applied by PLL. Edge Shift (example: 0.0 0.5 1.0) The edges are shift is applied by PLL. Edge Shift (example: 0.0 0.5 1.0) The edges are shift is applied by PLL. Edge Shift (example: 0.0 0.5 1.0) The edges are shift is applied by PLL. Edge Shift (example: 0.0 0.5 1.0) The edges are shift is applied by PLL. Edge Shift (example: 0.0 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5			f(clock) = f(reference) * 1 / 1
he generated waveform is the same as the reference waveform. An External feedback is used to generate the dock. An External feedback is used to generate the dock. C Phase shift is applied by PLL. LL Output: Phase shift : 0.00 degree Add this dock to existing one with same source		Edges (example : 1 3 5)	$\widehat{}$ The generated dock edges are based on the reference edges :
An External feedback is used to generate the dock. Phase shift is applied by PLL. L Output: L Feedback: 0.00 Add this dock to existing one with same source		Edge Shift (example: 0.0 0.5 1.0)	
			An External feedback is used to generate the dock.
omment : 0K	Cancel	ок	

2. Select a **Clock Pin** to use as the generated clock source. To display a list of available generated clock source pins, click the **Browse** button. The <u>Select Generated Clock Source</u> dialog box appears (as shown below).



	search
Filter available pins :	
Pin Type :	Pattern :
All Register Output Pins	▼ * Filter
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState[0]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState[1]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[18]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[19]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[20]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[21]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[23]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[24]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[25]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[26]/Q
CoreAVIAInterconnect 0/MctCo	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[27]/Q
COTEANI4IIILEICOIIIIECL_0/INSLCO	
	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[28]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[28]/Q onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[29]/Q
CoreAXI4Interconnect_0/MstCo CoreAXI4Interconnect_0/MstCo	
CoreAXI4Interconnect_0/MstCo CoreAXI4Interconnect_0/MstCo CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[29]/Q
CoreAXI4Interconnect_0/MstCo CoreAXI4Interconnect_0/MstCo CoreAXI4Interconnect_0/MstCo CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[29]/Q onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[30]/Q
CoreAXI4Interconnect_0/MstCo CoreAXI4Interconnect_0/MstCo CoreAXI4Interconnect_0/MstCo CoreAXI4Interconnect_0/MstCo CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[29]/Q onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[30]/Q onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[31]/Q
CoreAXI4Interconnect_0/MstCo CoreAXI4Interconnect_0/MstCo CoreAXI4Interconnect_0/MstCo CoreAXI4Interconnect_0/MstCo CoreAXI4Interconnect_0/MstCo CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[29]/Q onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[30]/Q onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[31]/Q onvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[32]/Q

Figure 57 · Select Generated Clock Source Dialog Box

- 3. Specify a **Reference Pin**. To display a list of available clock reference pins, click the **Browse** button. The <u>Select Generated Clock Reference</u> dialog box appears.
- 4. Specify the Generated Clock Name(optional).
- 5. Specify the values to calculate the generated frequency: a multiplication factor and/or a division factor (both positive integers).
- 6. Specify the orientation of the generated clock edges based on the reference edges by entering values for the edges and the edge shifts. This is optional.
- 7. Specify the first edge of the generated waveform either same as or inverted with respect to the reference waveform.
- 8. Specify the PLL output and PLL feedback pins, if an External feedback is used to generate the clock.
- 9. Specify the Phase shift applied by the PLL in degrees.
- 10. Specify the Master Clock, if you want to add this to an existing one with the same source.
- 11. Click OK. The new constraint appears in the Constraints List.

Tip: From the File menu, choose Save to save the newly created constraint in the database.

Select Generated Clock Source Dialog Box

Use this dialog box to find and choose the generated clock source from the list of available pins.

To open the Select Generated Clock Source dialog box (shown below) from the **Timing Constraints Editor**, open the <u>Create Generated Clock Constraint</u> dialog box and click the **Browse** button for the **Clock Pin**.



elect a type and pattern to start a Filter available pins :	a search		
Pin Type :	Pattern :		
All Register Output Pins	*		Filter
CoreAXI4Interconnect_0/MstC	onvertor_loop[0].mstrconv/rgs	sl/genblk1.awrs/currState	[0]/Q ^
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgs	sl/genblk1.awrs/currState	[1]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgs	sl/genblk1.awrs/holdDat[18]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgs	sl/genblk1.awrs/holdDat[19]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgs	sl/genblk1.awrs/holdDat[/	20]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgs	sl/genblk1.awrs/holdDat[/	21]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgs	sl/genblk1.awrs/holdDat[2	23]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgs	sl/genblk1.awrs/holdDat[/	24]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgs	sl/genblk1.awrs/holdDat[/	25]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgs	sl/genblk1.awrs/holdDat[2	26]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgs	sl/genblk1.awrs/holdDat[2	27]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgs	sl/genblk1.awrs/holdDat[/	28]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgs	sl/genblk1.awrs/holdDat[/	29]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgs	sl/genblk1.awrs/holdDat[3	30]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgs	sl/genblk1.awrs/holdDat[3	31]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgs	sl/genblk1.awrs/holdDat[3	32]/Q
CoreAXI4Interconnect_0/MstCo	onvertor_loop[0].mstrconv/rgs	sl/genblk1.awrs/holdDat[3	33]/Q
Care A VI Alastarcana act 0/MatC	onvertor_loop[0].mstrconv/rgs	sl/genblk1.awrs/holdDat[3	34]/Q 💙
CoreAxi4interconnect_0/ivistCi			

Figure 58 · Select Generated Clock Source Dialog Box

Filter Available Pins

Pin type – Displays the Available Pin types. The Pin Type options for Generated Clock Source are:

- Output Ports
- All Register Output Pins
- All Pins
- All Nets
- Input Ports

Pattern – The default pattern is *, which is a wild-card match for all. You can specify any string value.

Select Filter to filter the available pins based on the specified Pin Type and Pattern.

The list box displays the list of available pins based on the filter. Select the pins from the list and click **OK** to select the Generated Clock Source Pin.

set_input_delay

SDC command; defines the arrival time of an input relative to a clock.

```
set_input_delay delay_value -clock clock_ref [-max] [-min] [-clock_fall] [-rise] [-fall] [-
add delay] input list
```



Arguments

delay_value

Specifies the arrival time in nanoseconds that represents the amount of time for which the signal is available at the specified input after a clock edge.

-clock clock_ref

Specifies the clock reference to which the specified input delay is related. This is a mandatory argument. If you do not specify -max or -min options, the tool assumes the maximum and minimum input delays to be equal.

-max

Specifies that delay_value refers to the longest path arriving at the specified input. If you do not specify - max or -min options, the tool assumes maximum and minimum input delays to be equal.

-min

Specifies that delay_value refers to the shortest path arriving at the specified input. If you do not specify - max or -min options, the tool assumes maximum and minimum input delays to be equal.

```
-clock_fall
```

Specifies that the delay is relative to the falling edge of the clock reference. The default is the rising edge. -rise

Specifies that the delay is relative to a rising transition on the specified port(s). If -rise or -fall is not specified, then rising and falling delays are assumed to be equal.

-fall

Specifies that the delay is relative to a falling transition on the specified port(s). If -rise or -fall is not specified, then rising and falling delays are assumed to be equal.

-add_delay

Specifies that this input delay constraint should be added to an existing constraint on the same port(s). The -add_delay option is used to capture information on multiple paths with different clocks or clock edges leading to the same input port(s).

$input_list$

Provides a list of input ports in the current design to which delay_value is assigned. If you need to specify more than one object, enclose the objects in braces ({}).

Notes:

- The behavior of the -add_delay option is identical to that of PrimeTime(TM)
- If, using the -add_delay mechanism, multiple constraints are otherwise identical, except they specify different -max or -min values
 - the surviving -max constraint will be the maximum of the -max values
 - the surviving -min constraint will be the minimum of the -min values

Supported Families

SmartFusion2, IGLOO2, RTG4, PolarFire

Description

The set_input_delay command sets input path delays on input ports relative to a clock edge. This usually represents a combinational path delay from the clock pin of a register external to the current design. For in/out (bidirectional) ports, you can specify the path delays for both input and output modes. The tool adds input delay to path delay for paths starting at primary inputs.

A clock is a singleton that represents the name of a defined clock constraint. This can be:

- a single port name used as source for a clock constraint
- a single pin name used as source for a clock constraint; for instance reg1:CLK. This name can be hierarchical (for instance toplevel/block1/reg2:CLK)



• an object accessor that will refer to one clock: [get_clocks {clk}]

Examples

The following example sets an input delay of 1.2ns for port data1 relative to the rising edge of CLK1:

```
set_input_delay 1.2 -clock [get_clocks CLK1] [get_ports data1]
```

The following example sets a different maximum and minimum input delay for port IN1 relative to the falling edge of CLK2:

```
set_input_delay 1.0 -clock_fall -clock CLK2 -min {IN1}
set_input_delay 1.4 -clock_fall -clock CLK2 -max {IN1}
```

The following example demonstrates an override condition of two constraints. The first constraint is overridden because the second constraint specifies a different clock for the same output:

```
set_input_delay 1.0 -clock CLK1 -max {IN1}
set input delay 1.4 -clock CLK2 -max {IN1}
```

The next example is almost the same as the previous one, however, in this case, the user has specified - add_delay, so both constraints will be honored:

set_input_delay 1.0 -clock CLK1 -max {IN1}
set_input_delay 1.4 -add_delay -clock CLK2 -max {IN1}

The following example is more complex:

- All constraints are for an input to port PAD1 relative to a rising edge clock CLK2. Each combination of {-rise, -fall} x {-max, -min} generates an independent constraint. But the max rise delay of 5 and the max rise delay of 7 interfere with each other.
- For a -max option, the maximum value overrides all lower values. Thus the first constraint will be overridden and the max rise delay of 7 will survive.

```
set_input_delay 5 -max -rise -add_delay [get_clocks CLK2] [get_ports PAD1]  # will be
overridden
set_input_delay 3 -min -fall -add_delay [get_clocks CLK2] [get_ports PAD1]
set_input_delay 3 -max -fall -add_delay [get_clocks CLK2] [get_ports PAD1]
set input delay 7 -max -rise -add delay [get_clocks CLK2] [get ports PAD1]
```

Microsemi Implementation Specifics

In SDC, the -clock is an optional argument that allows you to set input delay for combinational designs. Microsemi's implementation currently requires this argument.

See Also

SDC Syntax Conventions

set_output_delay

SDC command; defines the output delay of an output relative to a clock.

```
set_output_delay delay_value -clock clock_ref [-max] [-min] [-clock_fall] [-rise] [-fall] [-
add delay] output list
```

Arguments

delay_value

Specifies the amount of time before a clock edge for which the signal is required. This represents a combinational path delay to a register outside the current design plus the library setup time (for maximum output delay) or hold time (for minimum output delay).

-clock clock_ref



Specifies the clock reference to which the specified output delay is related. This is a mandatory argument. If you do not specify -max or -min options, the tool assumes the maximum and minimum input delays to be equal.

-max

Specifies that delay_value refers to the longest path from the specified output. If you do not specify -max or -min options, the tool assumes the maximum and minimum output delays to be equal.

Specifies that delay_value refers to the shortest path from the specified output. If you do not specify -max or -min options, the tool assumes the maximum and minimum output delays to be equal.

-clock_fall

Specifies that the delay is relative to the falling edge of the clock reference. The default is the rising edge. -rise

Specifies that the delay is relative to a rising transition on the specified port(s). If -rise or -fall is not specified, then rising and falling delays are assumed to be equal.

-fall

Specifies that the delay is relative to a falling transition on the specified port(s). If -rise or -fall is not specified, then rising and falling delays are assumed to be equal.

-add_delay

Specifies that this output delay constraint should be added to an existing constraint on the same port(s). The -add_delay option is used to capture information on multiple paths with different clocks or clock edges leading from the same output port(s).

output_list

Provides a list of output ports in the current design to which delay_value is assigned. If you need to specify more than one object, enclose the objects in braces ({}).

Notes:

- The behavior of the -add_delay option is identical to that of PrimeTime(TM)
- If, using the -add_delay mechanism, multiple constraints are otherwise identical, except they specify different -max or -min values
 - the surviving -max constraint will be the maximum of the -max values
 - · the surviving -min constraint will be the minimum of the -min values

Supported Families

SmartFusion2, IGLOO2, RTG4, PolarFire

Description

The set_output_delay command sets output path delays on output ports relative to a clock edge. Output ports have no output delay unless you specify it. For in/out (bidirectional) ports, you can specify the path delays for both input and output modes. The tool adds output delay to path delay for paths ending at primary outputs.

Examples

The following example sets an output delay of 1.2ns for port OUT1 relative to the rising edge of CLK1:

set output delay 1.2 -clock [get clocks CLK1] [get ports OUT1]

The following example sets a different maximum and minimum output delay for port OUT1 relative to the falling edge of CLK2:

set_output_delay 1.0 -clock_fall -clock CLK2 -min {OUT1}
set_output_delay 1.4 -clock_fall -clock CLK2 -max {OUT1}

The following example demonstrates an override condition of two constraints. The first constraint is overridden because the second constraint specifies a different clock for the same output:



```
set_output_delay 1.0 {OUT1} -clock CLK1 -max
set_output_delay 1.4 {OUT1} -clock CLK2 -max
```

The next example is almost the same as the previous one, however, in this case, the user has specified - add_delay, so both constraints will be honored:

```
set_output_delay 1.0 {OUT1} -clock CLK1 -max
set_output_delay 1.4 {OUT1} -add_delay -clock CLK2 -max
```

The following example is more complex:

- All constraints are for an output to port PAD1 relative to a rising edge clock CLK2. Each combination of {rise, -fall} x {-max, -min} generates an independent constraint. But the max rise delay of 5 and the max rise
 delay of 7 interfere with each other.
- For a -max option, the maximum value overrides all lower values. Thus the first constraint will be overridden and the max rise delay of 7 will survive.

```
set_output_delay 5 [get_clocks CLK2] [get_ports PAD1] -max -rise -add_delay  # will be
overridden
set_output_delay 3 [get_clocks CLK2] [get_ports PAD1] -min -fall -add_delay
set_output_delay 3 [get_clocks CLK2] [get_ports PAD1] -max -fall -add_delay
set output delay 7 [get clocks CLK2] [get_ports PAD1] -max -rise -add delay
```

Microsemi Implementation Specifics

 In SDC, the -clock is an optional argument that allows you to set the output delay for combinational designs. Microsemi Implementation currently requires this option.

See Also

SDC Syntax Conventions

set_external_check

SDC command; defines the external setup and hold delays for an input relative to a clock.

```
set_external_check delay_value -clock clock_ref [-setup] [-hold] input_list
```

Arguments

delay_value

Specifies the external setup or external hold delay in nanoseconds. This time represents the amount of time available inside the FPGA for the specified input after a clock edge.

```
-clock clock_ref
```

Specifies the reference clock to which the specified external check is related. This is a mandatory argument.

-setup or -hold

Specifies that delay_value refers to the setup/hold check at the specified input. This is a mandatory argument if –hold is not used. You must specify either -setup or -hold option.

input_list

Provides a list of input ports in the current design to which delay_value is assigned. If you need to specify more than one object, enclose the objects in braces ({}).

Supported Families

SmartFusion2, IGLOO2, RTG4, PolarFire



Description

The set_external_check command specifies the external setup and hold times on input ports relative to a clock edge. This usually represents a combinational path delay from the input port to the clock pin of a register internal to the current design. For in/out (bidirectional) ports, you can specify the path delays for both input and output modes. The tool uses external setup and external hold times for paths starting at primary inputs.

A clock is a singleton that represents the name of a defined clock constraint. This can be an object accessor that will refer to one clock. For example:

[get_clocks {system_clk}]
[get_clocks {sys* clk}]

Examples

The following example sets an external setup check of 12 ns and an external hold check of 6 ns for port data_in relative to the rising edge of CLK1:

```
set_external_check 12 -clock [get_clocks CLK1] -setup [get_ports data_in]
set external check 6 -clock [get clocks CLK1] -hold [get ports data in]
```

See Also

SDC Syntax Conventions

set_clock_to_output

SDC command; defines the timing budget available inside the FPGA for an output relative to a clock.

set_clock_to_output delay_value -clock clock_ref [-max] [-min] output_list

Arguments

delay_value

Specifies the clock to output delay in nanoseconds. This time represents the amount of time available inside the FPGA between the active clock edge and the data change at the output port.

-clock clock_ref

Specifies the reference clock to which the specified clock to output is related. This is a mandatory argument.

-max

Specifies that *delay_value* refers to the maximum clock to output at the specified output. If you do not specify -max or -min options, the tool assumes maximum and minimum clock to output delays to be equal.

-min

Specifies that *delay_value* refers to the minimum clock to output at the specified output. If you do not specify –max or –min options, the tool assumes maximum and minimum clock to output delays to be equal.

$output_list$

Provides a list of output ports in the current design to which delay_value is assigned. If you need to specify more than one object, enclose the objects in braces ({}).

Supported Families

SmartFusion2, IGLOO2, RTG4



Timing Exceptions Overview

Use timing exceptions to overwrite the default behavior of the design path. Timing exceptions include:

- Setting multicycle constraint to specify paths that (by design) will take more than one cycle.
- Setting a false path constraint to identify paths that must not be included in the timing analysis or the optimization flow.
- Setting a maximum/minimum delay constraint on specific paths to relax or to tighten the original clock constraint requirement.

Specifying a Minimum Delay Constraint

You set options in the <u>Set Minimum Delay Constraint</u> dialog box to relax or to tighten the original clock constraint requirement on specific paths.

To specify Min delay constraints:

- 1. Open the Set Minimum Delay Constraint dialog box using one of the following methods:
 - Click the kiele icon in the Constraints Editor.
 - From the Constraints Browser, choose Min Delay.
 - Choose Min Delay from the Constraints drop-down menu (Constraints > Min Delay).
 - Right click on any row in the Min Delay Constraints Table and select Add Minimum Delay Constraint.

The Set Minimum Delay Constraint dialog box appears (as shown below).

8 ×
*
*
-
-
*
*
*
OK Cancel

Figure 59 · Set Minimum Delay Constraint Dialog Box

2. Specify the delay in the Minimum delay field.



3. Specify the **From** pin(s). Click the **Browse** button next to **From** to open the Select Source Pins for Min Delay Constraint dialog box (as shown below).

ype : All Register Clock Pins	Pattern :		Search
vailable Pins:			
DFN1_0/CLK DFN1_1/CLK FCCC_C0_0/FCCC_C0_0/CC FCCC_C0_0/FCCC_C0_0/CC			Î
FCCC_C0_0/FCCC_C0_0/C0 FCCC_C0_0/FCCC_C0_0/C0 FCCC_C0_0/FCCC_C0_0/C0	C_INST/CLK2_PAD		•
Add	Add All	Remove	Remove All
ssigned Pins:			
	C_INST/CLK1		

Figure 60 · Select Source Pins for Min Delay Constraint Dialog Box

- 4. Use **Filter available pins** to narrow the pins list based on the selected **Type** and **Pattern**. Select the pin(s) from the **Available Pins** list. You can select multiple pins in this window.
- 5. Click Add or Add All to add the pins from the Available Pins list to the Assigned Pins list. Click Remove or Remove All to remove the pins from the Assigned Pins list.
- 6. Select the pins from the **Assigned Pins** list and click **OK**. The **Set Minimum Delay Constraint** dialog box displays the updated **From** pin(s) list.
- 7. Click the **Browse** button for **Through** and **To** and add the appropriate pin(s). The displayed list shows the pins reachable from the previously selected pin(s) list.
- 8. Enter comments in the Comment section.
- 9. Click OK.

The minimum delay constraints are added to the Constraints List.

See Also

Timing Exceptions Overview



set_min_delay

SDC command; specifies the minimum delay for the timing paths.

```
set_min_delay delay_value [-from from_list] [-to to_list]
```

Arguments

delay_value

Specifies a floating point number in nanoseconds that represents the required minimum delay value for specified paths.

- If the path starting point is on a sequential device, the tool includes clock skew in the computed delay.
- If the path starting point has an input delay specified, the tool adds that delay value to the path delay.
- If the path ending point is on a sequential device, the tool includes clock skew and library setup time in the computed delay.
- If the ending point has an output delay specified, the tool adds that delay to the path delay.

-from from_list

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

-to to_list

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

Supported Families

SmartFusion2, IGLOO2, RTG4, PolarFire

Description

This command specifies the required minimum delay for timing paths in the current design. The path length for any startpoint in from_list to any endpoint in to_list must be less than delay_value.

The tool automatically derives the individual minimum delay targets from clock waveforms and port input or output delays. For more information, refer to the <u>create_clock</u>, <u>set_input_delay</u>, and <u>set_output_delay</u> commands.

The minimum delay constraint is a timing exception. This constraint overrides the default single cycle timing relationship for one or more timing paths. This constraint also overrides a multicycle path constraint.

Examples

The following example sets a minimum delay by constraining all paths from ff1a:CLK or ff1b:CLK to ff2e:D with a delay less than 5 ns:

set_min_delay 5 -from {ffla:CLK fflb:CLK} -to {ff2e:D}

The following example sets a minimum delay by constraining all paths to output ports whose names start by "out" with a delay less than 3.8 ns:

set min delay 3.8 -to [get ports out*]

Microsemi Implementation Specifics

The -through option in the set_min_delay SDC command is not supported.

See Also

SDC Syntax Conventions



Set Multicycle Path

Families Supported

The following table shows which families support this constraint and which file formats and tools you can use to enter or modify it:

Families	SDC	Constraints Editor
PolarFire	х	х
RTG4	х	х
IGLOO2	x	х
SmartFusion2	х	Х

Purpose

Use this constraint to identify paths in the design that take multiple clock cycles.

You can set multicycle path constraints in an SDC file, which you can either create yourself or generate with Synthesis tools, at the same time you import the netlist.

Tools /How to Enter

You can use one or more of the following commands or GUI tools to set multicycle paths constraints:

- SDC <u>set multicycle path</u>
- Specifying Input Delay Constraint

See Also

set multicycle paths (SDC)
Specifying Input Delay Constraint

Specifying a Multicycle Constraint

You set options in the <u>Set Multicycle Constraint</u> dialog box to specify paths that take multiple clock cycles in the current design.

To specify multicycle constraints:

- 1. Add the constraint in the <u>Editable Constraints Grid</u> or open the <u>Set Multicycle Constraint</u> dialog box using one of the following methods:
 - From the Timing Constraints Editor, choose Constraint > MultiCycle.
 - Click the
 icon.
 - From the Constraints Browser, choose **Multicycle**.
 - Right-click the **Multicycle** option in the Constraint Browser and select **Add Multicycle Path Constraint**.

The Set Multicycle Constraint dialog box appears (as shown below).





Set Multicycle Constraint		28
Specify multiplier(s) for : Setup Check only Setup Path Multiplier :	O Setup and Hold Checks	
Default setup edge Hold edge	New setup edge	
From :		
		^
6		
Through :		
		^
4		~
To :		
		^
<		>
Comment :		Crowd
Help	OK	Cancel

Figure 61 · Set Multicycle Constraint Dialog Box

- 2. Specify the number of cycles in the Setup Path Multiplier.
- 3. Specify the **From** pin(s). Click the **Browse** button next to **From** to open the Select Source Pins for Multicycle Constraint dialog box (as shown below).



ype : Clock Pins	Pattern :		Search
vailable Pins:			
CLK0_PAD			
FCCC_C0_0/FCCC_C0_0/CC	C_INST/GL0		
Add	Add All	Remove	Remove All
	Add All	Remove	Remove All
Add ssigned Pins:	Add All	Remove	Remove All
	Add All	Remove	Remove All
	Add Ali	Remove	Remove All

Select Source Pins for Multicycle Constraint Dialog Box

- 4. Use **Filter available pins** to narrow the pin list based on the selected **Type** and **Pattern**. Select the pin(s) from the **Available Pins** list. You can select multiple pins in this window.
- 5. Click Add or Add All to add the pins from the Available Pins list to the Assigned Pins list. Click Remove or Remove All to remove the pins from the Assigned Pins list.
- 6. Select the pins from the **Assigned Pins** list and click **OK**. The **Set Multicycle Constraint** dialog box displays the updated **From** pin(s) list.
- 7. Click the browse button for **Through** and **To** and add the appropriate pins. The displayed list shows the pins reachable from the previously selected pin(s) list
- 8. Enter comments in the Comment section.
- 9. Click OK. The Timing Constraints Editor adds the multicycle constraints to the Constraints List.

See Also

Set Multicycle Constraint Dialog Box

Specifying a False Path Constraint

You set options in the Set False Path Constraint dialog box to define specific timing paths as false.

To specify False Path constraints:

- 1. Add the constraint in the <u>Editable Constraints Grid</u> or open the <u>Set False Path Constraint</u> dialog box. You can do this by using one of the following methods:
 - From the Constraints drop-down menu, choose False Path.
 - Click the ¹/₂ icon.
 - From the Constraints Browser, choose False Path.



• Right-click **False Path** in the Constraint Browser and choose **Add False Path Constraint**. The Set False Path Constraint dialog box appears (as shown below).

Set False Path Constraint	8 🞫
From :	
4	E I
hrough :	
	*
C	
91	
	*
	-
*	2
Comment :	
Help	OK Cancel

Figure 62 · Set False Path Constraint Dialog Box

2. Specify the **From** pin(s). Click the **Browse** button next to **From** to open the Select Source Pins for False Path Constraint dialog box (as shown below).



•		Search
		Jearon
C_INST/CLK0 C_INST/CLK0_PAD C_INST/CLK1 C_INST/CLK1_PAD C_INST/CLK2		-
Add All	Remove	Remove All
	C_INST/CLK0_PAD C_INST/CLK1 C_INST/CLK1_PAD C_INST/CLK2	C_INST/CLK0_PAD C_INST/CLK1 C_INST/CLK1_PAD C_INST/CLK2

Figure 63 · Select Source Pins for False Path Constraint Dialog Box

- 3. Use **Filter available pins** to narrow the pin list based on the selected **Type** and **Pattern**. Select the pin(s) from the **Available Pins** list. You can select multiple pins in this window.
- 4. Click Add or Add All to add the pins from the Available Pins list to the Assigned Pins list. Click Remove or Remove All to remove the pins from the Assigned Pins list.
- 5. Select the pins from the **Assigned Pins** list and click **OK**. The **Set False Path Constraint** dialog box displays the updated **From** pin(s) list.
- 6. Click the **Browse** button for **Through** and **To** and add the appropriate pin(s). The displayed list shows the pins reachable from the previously selected pin(s) list.
- 7. Enter comments in the Comment section.
- 8. Click OK.

The False Path constraints are added to the Constraints List in the Timing Constraints Editor.

Set False Path

Families Supported

The following table shows **which families support this constraint and** which file formats and tools you can use to enter or modify it:

Families	SDC	Constraints Editor
PolarFire	х	х



Families	SDC	Constraints Editor
RTG4	х	х
IGLOO2	х	х
SmartFusion2	х	х

Purpose

Use this constraint to identify paths in the design that should be disregarded during timing analysis and timing optimization.

By definition, false paths are paths that cannot be sensitized under any input vector pair. Therefore, including false paths in timing calculation may lead to unrealistic results. For accurate static timing analysis, it is important to identify the false paths.

You can set false paths constraints in an SDC file, which you can either create yourself or generate with Synthesis tools, at the same time you import the netlist.

Tools /How to Enter

You can use one or more of the following commands or GUI tools to set false paths:

- SDC <u>set_false_path</u>
- Specifying False Path Constraint

See Also

set false path (SDC) Breaks Tab Specifying False Path Constraint

Specifying Disable Timing Constraint

Use disable timing constraint to specify the timing arcs being disabled.

To specify the disable timing constraint:

- 1. Add the constraint in the <u>Editable Constraints Grid</u> or open the <u>Set Constraint to Disable Timing Arcs Dialog</u> <u>Box</u> using one of the following methods:
 - From the Timing Constraints Editor, choose Constraints Menu > Disable Timing.
 - Click the icon in the Constraints Editor.
 - In the Constraints Editor, right-click **Disable Timing** and choose **Add Disable Timing Constraints**.
- 2. Select an instance from your design.
- 3. Select whether you want to exclude all timing arcs in the instance or if you want to specify the timing arc to exclude. If you selected specify timing arc to exclude, select a from and to port for the timing arc.
- 4. Enter any comments to be attached to the constraint.
- 5. Click OK. The new constraint appears in the constraints list.
 - Note: Note: When you choose Save from the File menu, the newly created constraint is saved in the database.

See Also

Set Constraint to Disable Timing Arcs Dialog Box



Specifying Clock Constraints

Specifying clock constraints is the most effective way to constrain and verify the timing behavior of a sequential design. Use clock constraints to meet your performance goals.

To specify a clock constraint:

- 1. Add the constraint in the <u>editable constraints grid</u> or open the <u>Create Clock Constraint</u> dialog box using one of the following methods:
 - Click the icon in the Constraints Editor.
 - Right-click the Clock in the Constraint Browser and choose Add Clock Constraint.
 - Double-click Clock in the Constraint Browser.
 - Choose Clock from the Constraints drop-down menu (Constraints > Clock)

The Create Clock Constraint dialog box appears (as shown below).

Clock Name :	Clock S	ource :	
! ■ ₽€	riod : ns		Mhz
E			
Offset : Duty cyc	le: _		
	⊷ %		
0.000 ns 50.0000			
0.000 ns 50.0000 Add this clock to existing one with same	source		
	source]

Figure 64 · Create Clock Constraint Dialog Box

 Select the pin to use as the clock source. You can click the Browse button to display the <u>Select Source Pins</u> for Clock Constraint Dialog Box (as shown below).

Note: Do not select a source pin when you specify a virtual clock. Virtual clocks can be used to define a clock outside the FPGA that is used to synchronize I/Os.

Use the Choose the Clock Source Pin dialog box to display a list of source pins from which you can choose. By default, it displays the explicit clock sources of the design. To choose other pins in the design as clock source pins, select **Filter available objects - Pin Type** as **Explicit clocks**, **Potential clocks**, **All Ports**, **All Pins**, **All Nets**, **Pins on clock network**, or **Nets in clock network**. To display a subset of the displayed clock source pins, you can create and apply a filter.

Multiple source pins can be specified for the same clock when a single clock is entering the FPGA using multiple inputs with different delays.

Click **OK** to save these dialog box settings.

- 3. Specify the Period in nanoseconds (ns) or Frequency in megahertz (MHz).
- 4. Modify the Clock Name. The name of the first clock source is provided as default.
- 5. Modify the **Duty cycle**, if needed.
- 6. Modify the **Offset** of the clock, if needed.
- 7. Modify the first edge direction of the clock, if needed.
- 8. Select the check box for Add this clock to an existing one with the same source, if needed.
- 9. Click OK. The new constraint appears in the Constraints List.
 - Note: When you choose File > Save, the Timing Constraints Editor saves the newly created constraint in the database.



onstraints						-			- 17	1			
Requirements		Syntax	Clock Name	Clock Source	(ns)	Frequency (MHz)	Dutycycle (%)	First Edge	Offset (ns)	Waveform	Add	File	Comments
Clock	-						(····		()				
* Generated Clock	1	Click with	n this row to add a	constraint									
Input Delay	2		CLK0_PAD	[get_ports { CLK0_I	3.000	333.333	50.000000	rising 🚽	0.000	0.00 1.50		X:\10_docs_re	
Output Delay		1			1.56.5.5								
External Check													
Clock To Out													
Exceptions													
Max Delay													
Min Delay													
Multicycle													
M False Path													
Advanced													
Disable Timing													
Disable Timing Clock Source Latency													
Disable Timing													

Figure 65 · Timing Constraint View

set_clock_uncertainty

Tcl command; specifies simple clock uncertainty for single clock and clock-to-clock uncertainty between two clocks (from and to).

```
set_clock_uncertainty [-setup] [-hold] uncertainty [object_list -from from_clock | -
rise_from_rise_from_clock | -fall_from_fall_from_clock -to to_clock | -rise_to_rise_to_clock |
-fall_to_fall_to_clock]
```

Arguments

uncertainty

Specifies the time in nanoseconds that represents the amount of variation between two clock edges.

Specifies a list of clocks, ports, or pins for simple uncertainty; the uncertainty is applied either to destination flops clocked by one of the clocks in the object list option, or destination flops whose clock pins are in the fanout of a port or a pin specified in the object_list option.

-from

Specifies that the clock-to-clock uncertainty applies to both rising and falling edges of the source clock list. Only one of the <code>-from, -rise_from, or -fall_from</code> arguments can be specified for the constraint to be valid.

-rise_from

Specifies that the clock-to-clock uncertainty applies only to rising edges of the source clock list. Only one of the -from, -rise_from, or -fall_from arguments can be specified for the constraint to be valid. -fall_from

Specifies that the clock-to-clock uncertainty applies only to falling edges of the source clock list. Only one of the -from, -rise_from, or -fall_from arguments can be specified for the constraint to be valid. from clock/rise from clock/fall from clock

Specifies the list of clock names as the uncertainty source.

-to

Specifies that the clock-to-clock uncertainty applies to both rising and falling edges of the destination clock list. Only one of the -to, -rise_to, or -fall_to arguments can be specified for the constraint to be valid. -rise to

Specifies that the clock-to-clock uncertainty applies only to rising edges of the destination clock list. Only one of the -to, -rise_to, or -fall_to arguments can be specified for the constraint to be valid. -fall_to

Specifies that the clock-to-clock uncertainty applies only to falling edges of the destination clock list. Only one of the -to, -rise_to, or -fall_to arguments can be specified for the constraint to be valid. to clock/rise to clock/fall to clock



Specifies the list of clock names as the uncertainty destination.

-setup

Specifies that the uncertainty applies only to setup checks. If none or both -setup and -hold are present, the uncertainty applies to both setup and hold checks.

-hold

Specifies that the uncertainty applies only to hold checks. If none or both -setup and -hold are present, the uncertainty applies to both setup and hold checks.

Supported Families

SmartFusion2, IGLOO2, RTG4

Description

set_clock_uncertainty command sets the timing uncertainty of clock networks. It can be used to model clock jitter or add guard band in timing analysis. Either simple clock uncertainty or clock-to-clock uncertainty can be specified.

Simple clock uncertainty can be set on a clock or on any pin in the clock network. It will then apply to any path with the capturing register in the forward cone of the uncertainty. If multiple simple uncertainty applies to a register, the last one (in the propagation order from the clock source to the register) is used.

Clock-to-clock uncertainty applies to inter-clock paths. Both "from" clock and "to" clock must be specified. Clockto-clock uncertainty has higher priority than simple uncertainty. If both are set (a clock-to-clock uncertainty and a simple clock uncertainty on the "to" clock), the simple clock uncertainty will be ignored for inter-clock paths, only the clock-to-clock uncertainty will be used.

Examples

Simple Clock Uncertainty constraint examples:

```
set_clock_uncertainty 2 -setup [get_clocks clk]
set_clock_uncertainty 2 [get_clocks clk]
```

Clock to Clock Uncertainty constraint examples:

```
set_clock_uncertainty 10 -from Clk1 -to Clk2
set_clock_uncertainty 0 -from Clk1 -fall_to { Clk2 Clk3 } -setup
set_clock_uncertainty 4.3 -fall_from { Clk1 Clk2 } -rise_to *
set_clock_uncertainty 0.1 -rise_from [ get_clocks { Clk1 Clk2 } ] -fall_to { Clk3 Clk4 }
-setup
set_clock_uncertainty 5 -rise_from Clk1 -to [ get_clocks {*} ]
```

set_clock_groups

set_clock_groups is an SDC command which disables timing analysis between the specified clock groups. No paths are reported between the clock groups in both directions. Paths between clocks in the same group continue to be reported.

```
set_clock_groups [-name name]
        [-physically_exclusive | -logically_exclusive | -asynchronous]
        [-comment_comment_string]
        -group clock_list
```

Note: If you use the same name and the same exclusive flag of a previously defined clock group to create a new clock group, the previous clock group is removed and a new one is created in its place.

Arguments

-name *name*

Name given to the clock group. Optional.



-physically_exclusive

Specifies that the clock groups are physically exclusive with respect to each other. Examples are multiple clocks feeding a register clock pin. The exclusive flags are all mutually exclusive. Only one can be specified.

-logically_exclusive

Specifies that the clocks groups are logically exclusive with respect to each other. Examples are clocks passing through a mux.

-asynchronous

Specifies that the clock groups are asynchronous with respect to each other, as there is no phase relationship between them. The exclusive flags are all mutually exclusive. Only one can be specified.

Note: The exclusive flags for the arguments above are all mutually exclusive. Only one can be specified.

-group clock_list

Specifies a list of clocks. There can any number of groups specified in the set_clock_groups command.

Supported Families

SmartFusion2, IGLOO2, RTG4

Example

set_clock_groups -name mygroup3 -physically_exclusive \
-group [get_clocks clk_1] -group [get_clocks clk_2]

See Also

list_clock_groups remove_clock_groups

set_false_path

Tcl command; identifies paths that are considered false and excluded from the timing analysis in the current timing scenario.

set_false_path [-ignore_errors] [-from from_list] [-through through_list] [-to to_list]

Arguments

-ignore_errors

Specifies to avoid reporting errors for derived constraints targeting the logic that becomes invalid due to logic optimization. It is an optional argument. Some IPs may have extra logic present depending on other IPs used in the design but the synthesis tool will remove this logic if fewer IPs were used. In such cases, the implementation flow will halt without -ignore_errors flag.

Note: It is not recommended to use this flag outside similar use cases.

-from *from_list*

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

-through $through_list$

Specifies a list of pins, ports, cells, or nets through which the disabled paths must pass.

-to to_list

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

Supported Families

SmartFusion2, IGLOO2, RTG4



Description

The set_false_path command identifies specific timing paths as being false. The false timing paths are paths that do not propagate logic level changes. This constraint removes timing requirements on these false paths so that they are not considered during the timing analysis. The path starting points are the input ports or register clock pins, and the path ending points are the register data pins or output ports. This constraint disables setup and hold checking for the specified paths.

The false path information always takes precedence over multiple cycle path information and overrides maximum delay constraints. If more than one object is specified within one -through option, the path can pass through any objects.

You must specify at least one of the -from, -to, or -through arguments for this constraint to be valid.

Examples

The following example specifies all paths from clock pins of the registers in clock domain clk1 to data pins of a specific register in clock domain clk2 as false paths:

set_false_path -from [get_clocks {clk1}] -to reg_2:D

The following example specifies all paths through the pin U0/U1:Y to be false:

set_false_path -through U0/U1:Y

The following example specifies a derived false path constraint through the pin PCIe_Demo_0/SYSRESET_POR/POWER_ON_RESET_N

```
set_false_path -ignore_errors -through [ get_pins
{PCIe_Demo_0/SYSRESET_POR/POWER_ON_RESET_N } ]
```

See Also

Tcl Command Documentation Conventions Designer Tcl Command Reference

set max delay

Tcl command; specifies the maximum delay for the timing paths in the current scenario.

```
set_max_delay delay_value [-from from_list] [-to to_list] [-through through_list]
```

Arguments

delay_value

Specifies a floating point number in nanoseconds that represents the required maximum delay value for specified paths.

- If the path starting point is on a sequential device, the tool includes clock skew in the computed delay.
- If the path starting point has an input delay specified, the tool adds that delay value to the path delay.
- If the path ending point is on a sequential device, the tool includes clock skew and library setup time in the computed delay.
- If the ending point has an output delay specified, the tool adds that delay to the path delay.

-from from_list

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

-to to_list

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

-through through_list



Specifies a list of pins, ports, cells, or nets through which the timing paths must pass.

Description

This command specifies the required maximum delay for timing paths in the current design. The path length for any startpoint in from_list to any endpoint in to_list must be less than delay_value.

The timing engine automatically derives the individual maximum delay targets from clock waveforms and port input or output delays.

The maximum delay constraint is a timing exception. This constraint overrides the default single cycle timing relationship for one or more timing paths. This constraint also overrides a multicycle path constraint.

You must specify at least one of the -from, -to, or -through arguments for this constraint to be valid.

Supported Families

SmartFusion2, IGLOO2, RTG4

Examples

The following example sets a maximum delay by constraining all paths from ff1a:CLK or ff1b:CLK to ff2e:D with a delay less than 5 ns:

set_max_delay 5 -from {ffla:CLK fflb:CLK} -to {ff2e:D}

The following example sets a maximum delay by constraining all paths to output ports whose names start by "out" with a delay less than 3.8 ns:

set_max_delay 3.8 -to [get_ports out*]

See Also

set min delay remove max delay Tcl Command Documentation Conventions Designer Tcl Command Reference

set_multicycle_path

Tcl command; defines a path that takes multiple clock cycles in the current scenario.

```
set_multicycle_path ncycles [-setup] [-hold] [-setup_only] [-from from_list] [-through
through list] [-to to list]
```

Arguments

ncycles

Specifies an integer value that represents a number of cycles the data path must have for setup or hold check. The value is relative to the starting point or ending point clock, before data is required at the ending point.

-setup

Optional. Applies the cycle value for the setup check only. This option does not affect the hold check. The default hold check will be applied unless you have specified another set_multicycle_path command for the hold value.

-hold

Optional. Applies the cycle value for the hold check only. This option does not affect the setup check.

Note: If you do not specify "-setup" or "-hold", the cycle value is applied to the setup check and the default hold check is performed (*ncycles* -1).

-setup_only



Optional. Specifies that the path multiplier is applied to setup paths only. The default value for hold check (which is 0) is applied.

-from from_list

Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

-through $through_list$

Specifies a list of pins or ports through which the multiple cycle paths must pass.

-to to list

Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

Description

Setting multiple cycle paths constraint overrides the single cycle timing relationships between sequential elements by specifying the number of cycles that the data path must have for setup or hold checks. If you change the multiplier, it affects both the setup and hold checks.

False path information always takes precedence over multiple cycle path information. A specific maximum delay constraint overrides a general multiple cycle path constraint.

If you specify more than one object within one -through option, the path passes through any of the objects.

You must specify at least one of the -from, -to, or -through arguments for this constraint to be valid.

Exceptions

Multiple priority management is not supported in Microsemi SoC designs. All multiple cycle path constraints are handled with the same priority.

Supported Families

SmartFusion2, IGLOO2, RTG4

Examples

The following example sets all paths between reg1 and reg2 to 3 cycles for setup check. Hold check is measured at the previous edge of the clock at reg2.

set_multicycle_path 3 -from [get_pins {reg1}] -to [get_pins {reg2}]

The following example specifies that four cycles are needed for setup check on all paths starting at the registers in the clock domain ck1. Hold check is further specified with two cycles instead of the three cycles that would have been applied otherwise.

set_multicycle_path 4 -setup -from [get_clocks {ck1}]

set_multicycle_path 2 -hold -from [get_clocks {ck1}]

The following example specifies that four cycles are needed for setup only check on all paths starting at the registers in the clock domain REF_CLK_0.

set_multicycle_path -setup_only 4 -from [get_clocks { REF_CLK_0 }]

See Also

remove multicycle path <u>Tcl Command Documentation Conventions</u> <u>Designer Tcl Command Reference</u>



remove_clock_groups

This Tcl command removes a clock group by name or by ID.

remove_clock_groups [-id id# | -name groupname] \
[-physically exclusive | -logically exclusive | -asynchronous]

Note: The exclusive flag is not needed when removing a clock group by ID.

Arguments

-id id#
Specifies the clock group by the ID.
-name groupname
Specifies the clock group by name (to be always followed by the exclusive flag).
[-physically exclusive | -logically exclusive | - asynchronous]

Supported Families

SmartFusion2, IGLOO2, RTG4

Example

Removal by group name

remove_clock_groups -name mygroup3 -physically_exclusive

Removal by goup ID

remove_clock_groups -id 12

See Also

set clock groups

list_clock_groups

remove_clock_uncertainty

SDC command; Removes a clock-to-clock uncertainty from the current timing scenario.

```
remove_clock_uncertainty -from | -rise_from | -fall_from from_clock_list -to | -rise_to| -
fall_to to_clock_list -setup {value} -hold {value}
remove clock uncertainty -id constraint ID
```

Arguments

-from

Specifies that the clock-to-clock uncertainty applies to both rising and falling edges of the source clock list. You can specify only one of the <code>-from, -rise_from, or -fall_from</code> arguments for the constraint to be valid.

```
-rise_from
```

Specifies that the clock-to-clock uncertainty applies only to rising edges of the source clock list. You can specify only one of the -from, $-rise_from$, or $-fall_from$ arguments for the constraint to be valid.

```
-fall_from
```

Specifies that the clock-to-clock uncertainty applies only to falling edges of the source clock list. You can specify only one of the -from, $-rise_from$, or $-fall_from$ arguments for the constraint to be valid.

$from_clock_list$

Specifies the list of clock names as the uncertainty source.



-to

Specifies that the clock-to-clock uncertainty applies to both rising and falling edges of the destination clock list. You can specify only one of the -to, -rise_to, or -fall_to arguments for the constraint to be valid. -rise to

Specifies that the clock-to-clock uncertainty applies only to rising edges of the destination clock list. You can specify only one of the -to, -rise_to, or -fall_to arguments for the constraint to be valid.

-fall_to

Specifies that the clock-to-clock uncertainty applies only to falling edges of the destination clock list. You can specify only one of the -to, $-rise_to$, or $-fall_to$ arguments for the constraint to be valid.

to_clock_list

Specifies the list of clock names as the uncertainty destination.

-setup

Specifies that the uncertainty applies only to setup checks. If none or both -setup and -hold are present, the uncertainty applies to both setup and hold checks.

-hold

Specifies that the uncertainty applies only to hold checks. If none or both -setup and -hold are present, the uncertainty applies to both setup and hold checks.

-id constraint_ID

Specifies the ID of the clock constraint to remove from the current scenario. You must specify either the exact parameters to set the constraint or its constraint ID.

Supported Families

SmartFusion2, IGLOO2, RTG4, PolarFire

Description

Removes a clock-to-clock uncertainty from the specified clock in the current scenario. If the specified arguments do not match clocks with an uncertainty constraint in the current scenario, or if the specified ID does not refer to a clock-to-clock uncertainty constraint, this command fails.

Do not specify both the exact arguments and the ID.

Exceptions

None

Examples

```
remove_clock_uncertainty -from Clk1 -to Clk2
remove_clock_uncertainty -from Clk1 -fall_to { Clk2 Clk3 } -setup
remove_clock_uncertainty 4.3 -fall_from { Clk1 Clk2 } -rise_to *
remove_clock_uncertainty 0.1 -rise_from [ get_clocks { Clk1 Clk2 } ] -fall_to { Clk3
Clk4 } -setup
remove_clock_uncertainty 5 -rise_from Clk1 -to [ get_clocks {*} ]
remove_clock_uncertainty -id $clockId
```

See Also

SDC Syntax Conventions set clock uncertainty



list_clock_groups

This Tcl command lists all existing clock groups in the design.

list_clock_groups

Arguments

None

Supported Families

SmartFusion2, IGLOO2, RTG4

Example

list_clock_groups

See Also

set_clock_groups remove_clock_groups

set_load

SDC command; sets the load to a specified value on a specified port.

set_load capacitance port_list

Arguments

capacitance

Specifies the capacitance value that must be set on the specified ports.

Specifies a list of ports in the current design on which the capacitance is to be set.

Description

The load constraint enables the Designer software to account for external capacitance at a specified port. You cannot set load constraint on the nets. When you specify this constraint on the output ports, it impacts the delay calculation on the specified ports.

Examples

The following examples show how to set output capacitance on different output ports:

set_load 35 out_p
set_load 40 {01 02}
set_load 25 [get ports out]

Supported Families

SmartFusion2, IGLOO2, RTG4, PolarFire

Microsemi Implementation Specifics

• In SDC, you can use the set_load command to specify capacitance value on nets. Microsemi Implementation only supports output ports.



See Also

SDC Syntax Conventions

all_inputs

Design object access command; returns all the input or inout ports of the design.

all_inputs

Arguments

None

Supported Families

SmartFusion2, IGLOO2, RTG4, PolarFire

Exceptions

None

Example

set_max_delay -from [all_inputs] -to [get_clocks ck1]

Microsemi Implementation Specifics

None

See Also

SDC Syntax Conventions

all_outputs

Design object access command; returns all the output or inout ports of the design.

all_outputs

Arguments

None

Supported Families

SmartFusion2, IGLOO2, RTG4, PolarFire

Exceptions

None

Example

set_max_delay -from [all_inputs] -to [all_outputs]



Microsemi Implementation Specifics

None

See Also

SDC Syntax Conventions

all_registers

Design object access command; returns either a collection of register cells or register pins, whichever you specify.

```
all_registers [-clock clock_name] [-cells] [-data_pins ]
[-clock_pins] [-async_pins] [-output_pins]
```

Arguments

-clock clock_name

Creates a collection of register cells or register pins in the specified clock domain.

-cells

Creates a collection of register cells. This is the default. This option cannot be used in combination with any other option.

-data_pins

Creates a collection of register data pins.

-clock_pins

Creates a collection of register clock pins.

-async_pins

Creates a collection of register asynchronous pins.

-output_pins

Creates a collection of register output pins.

Supported Families

SmartFusion2, IGLOO2, RTG4, PolarFire

Description

This command creates either a collection of register cells (default) or register pins, whichever is specified. If you do not specify an option, this command creates a collection of register cells.

Exceptions

None

Examples

```
set_max_delay 2 -from [all_registers] -to [get_ports {out}]
set_max_delay 3 -to [all_registers -async_pins]
set_false_path -from [all_registers -clock clk150]
set_multicycle_path -to [all_registers -clock c* -data_pins
-clock pins]
```

Microsemi Implementation Specifics

None



See Also

SDC Syntax Conventions

get_clocks

Design object access command; returns the specified clock.

get_clocks pattern

Arguments

pattern

Specifies the pattern to match to the SmartTime on which a clock constraint has been set.

Supported Families

SmartFusion2, IGLOO2, RTG4, PolarFire

Description

- If this command is used as a –from argument in maximum delay (set_max_path_delay), false path (set_false_path), and multicycle constraints (set_multicycle_path), the clock pins of all the registers related to this clock are used as path start points.
- If this command is used as a -to argument in maximum delay (set_max_path_delay), false path (<u>set_false_path</u>), and multicycle constraints (<u>set_multicycle_path</u>), the synchronous pins of all the registers related to this clock are used as path endpoints.

Exceptions

None

Example

```
set_max_delay -from [get_ports datal] -to \
[get_clocks ck1]
```

Microsemi Implementation Specifics

None

See Also

SDC Syntax Conventions

get_nets

Design object access command; returns the named nets specified by the pattern argument.

get_nets pattern

Arguments

pattern

Specifies the pattern to match the names of the nets to return. For example, "get_nets N_255*" returns all nets starting with the characters "N_255", where "*" is a wildcard that represents any character string.



Supported Families

SmartFusion2, IGLOO2, RTG4, PolarFire

Description

This command returns a collection of nets matching the pattern you specify. You can only use this command as source objects in create clock (<u>create_clock</u>) or create generated clock (<u>create_generated_clock</u>) constraints and as -through arguments in set false path (<u>set_false_path</u>), set minimum delay (set_min_delay), set maximum delay (<u>set_max_delay</u>), and set multicycle path (<u>set_multicycle_path</u>) constraints.

Exceptions

None

Examples

```
set_max_delay 2 -from [get_ports RDATA1] -through [get_nets {net_chkp1 net_chkqi}]
set_false_path -through [get_nets {Tblk/rm/n*}]
create_clcok -name_mainCLK -per 2.5 [get_nets {cknet}]
```

Microsemi Implementation Specifics

None

See Also

SDC Syntax Conventions

get_cells

Design object access command; returns the cells (instances) specified by the pattern argument.

get_cells pattern

Arguments

pattern

Specifies the pattern to match the instances to return. For example, "get_cells U18*" returns all instances starting with the characters "U18", where "*" is a wildcard that represents any character string.

Supported Families

SmartFusion2, IGLOO2, RTG4, PolarFire

Description

This command returns a collection of instances matching the pattern you specify. You can only use this command as part of a –from, -to, or –through argument for the following constraint exceptions: set_max delay, set_multicycle_path, and set_false_path design constraints.

Exceptions

None

Examples

set_max_delay 2 -from [get_cells {reg*}] -to [get_ports {out}]



set_false_path -through [get_cells {Rblock/muxA}]

Microsemi Implementation Specifics

• None

See Also

SDC Syntax Conventions

get_ports

Design object access command; returns the specified ports.

get_ports pattern

Argument

pattern

Specifies the pattern to match the ports. This is equivalent to the macros in()=pattern> when used as – from argument and out()=pattern> when used as –to argument or ports()=pattern> when used as a – through argument.

Supported Families

SmartFusion2, IGLOO2, RTG4, PolarFire

Exceptions

None

Example

create clock -period 10[get ports CK1]

Microsemi Implementation Specifics

None

See Also

SDC Syntax Conventions

get_pins

Design object access command; returns the specified pins.

get_pins pattern

Arguments

pattern

Specifies the pattern to match the pins.

Supported Families

SmartFusion2, IGLOO2, RTG4, PolarFire



Exceptions

None

Example

create_clock -period 10 [get_pins clock_gen/reg2:Q]

Microsemi Implementation Specifics

None

See Also SDC Syntax Conventions