
PolarFire® FPGA SFP+ Module

Introduction

Microchip's 10G optical SFP+ module is a system-level optical transceiver solution built with the lowest power, smallest form factor, and highly secure PolarFire FPGA.

This application note describes how the PolarFire FPGA can be used in building an SFP+ module and provides guidelines to:

- Build an FPGA based SFP+ module within the given small form factor.
- Design an efficient power integrity for the module and to design a high-performance signal integrity for the high-speed traces.

PolarFire FPGA SFP+ Features

PolarFire FPGAs provide the following features required for the data communication applications.

- Small form factor with a 11 mm x 14.5 mm
 - Mid-range device variant (MPF200 FPGA) containing 192K LEs (DFFs + LUTs)
 - Low-power advantages required for SFP/SFP+ based applications
 - Highly secure and reliable with in-line encryption
 - High-performance transceivers at 12.7G
- Thus, PolarFire FPGA-based smart SFP/SFP+ applications saves design time and cost without compromising performance. SFP+ applications around Routers, OAM, OLT/ONU, OTN, 1588, SyncE, and SDN can be built using PolarFire FPGAs.

For more information about the PolarFire FPGA family, see [PolarFire FPGAs](#).

The MPF200T-FCSG325 device is used in the SFP+ module. MPF200 includes 192K LEs (DFFs + LUTs) and comes with a 11 mm × 14.5 mm form factor, which makes this device package the best fit for SFP+ applications.


Table of Contents

Introduction.....	1
PolarFire FPGA SFP+ Features.....	1
1. Block Diagram.....	3
2. SFP+ Module Dimensions.....	4
3. Hardware Details.....	6
3.1. Power Regulation and Consumption.....	6
3.2. FPGA Block Diagram.....	7
3.3. Transceiver Design.....	7
3.4. Transceiver Reference Clock Design.....	8
3.5. FPGA Programming Interface Design.....	8
3.6. Laser Driver and Limiting Amplifier.....	9
3.7. List of Major Components.....	9
4. Hardware Design Details.....	11
4.1. Hardware Placement.....	11
4.2. Hardware Layout and Design.....	12
4.3. Power Integrity.....	14
4.4. Signal Integrity.....	14
5. Compliance Measurements.....	16
5.1. Set up Details.....	16
5.2. Compliance Data.....	16
6. Revision History.....	18
Microchip FPGA Support.....	19
The Microchip Website.....	19
Product Change Notification Service.....	19
Customer Support.....	19
Microchip Devices Code Protection Feature.....	19
Legal Notice.....	20
Trademarks.....	20
Quality Management System.....	21
Worldwide Sales and Service.....	22

1. Block Diagram

The following block diagram shows the components of the SFP+ module.

Figure 1-1. Block Diagram




The SFP+ module contains the following components and provisions:

- PolarFire MPF200T-FCSG325 FPGA
- PolarFire FPGA auxiliary circuit for power-up
- Clocking and programing circuit
- Line drivers
- Limiting amplifiers
- Optical communication:
 - Receiver optical sub-assembly (ROSA) required for optical communication
 - Transmitter optical sub-assembly (TOSA) required for optical communication
- Provision for one high-speed serial TX/RX going form PolarFire FPGA to line driver/amplifier
- A few side-band signals to control other circuit
- Edge connector

2. SFP+ Module Dimensions

The module outline dimensions are shown in the following figure.

Figure 2-1. Module Outline Dimensions




Note: All the dimensions in the figure are in mm.

For more information about the SFP+ from factor, see the [SFF-8432 specification](#).

The following figure shows the SFP+ module with casing.

Figure 2-2. SFP+ Module with Casing



3. Hardware Details


This chapter describes the different components used to build a PolarFire FPGA based SFP+ Module.

3.1 Power Regulation and Consumption

The PolarFire FPGA requires core current (VDD) and transceiver current (VDDA) at 1V0. Other Voltage rails VDD25 and VDDA25 at 2V5, and VDD18 at 1V8 are shown in the following figure. The VDD depends on the size of the design programmed on the FPGA.

Figure 3-1. Power Regulation

3V3 From SFP+ Edge CONN



For a typical SFP+ application, the core current lies between 1A to 2A. It is highly recommended to check the power consumption using [Microchip Power Estimator](#) for different rails before finalizing the power numbers because it may vary with the design.

The following table lists the recommended decoupling capacitors to be used for the PolarFire device.

Table 3-1. Recommended De-coupling Capacitors


Pin Name	Ceramic Capacitors					
	4.7 μ F	0.01 μ F	0.1 μ F	4.7 μ F	10 μ F	47 μ F
VDD	—	2	2	—	—	2
VDDA	3	1	5	—	1	—
VDD18	—	—	2	—	1	1
VDD25	—	—	5	—	1	—
VDDA25	—	—	4	—	1	—
VDDI3	—	—	2	—	—	—
VDDI4	—	—	2	—	1	—

.....continued						
Pin Name	Ceramic Capacitors					
	4.7 μ F	0.01 μ F	0.1 μ F	4.7 μ F	10 μ F	47 μ F
VDD_XCVR_CLK	—	—	2	—	—	—
VDDAUX4	—	—	2	1	—	—

3.2 FPGA Block Diagram

The following hardware block diagram shows the typical architecture of an FPGA based SFP+ module.


Figure 3-2. FPGA Block Diagram



3.3 Transceiver Design

The following figure shows how the transceiver connects to the edge connector, Laser driver, and the amplifier circuit.

Figure 3-3. Transceiver Connections




As shown in the preceding figure, the edge connector interfaces with Lane 2 of the PolarFire XCVR block, and the Laser Driver and amplifier unit interfaces with Lane 0.

For more information about the PolarFire Transceiver, see [PolarFire FPGA and PolarFire SoC FPGA Transceiver User Guide](#).

3.4 Transceiver Reference Clock Design

A 156.25 MHz oscillator is available on the module to provide reference clock to the PolarFire transceiver block at the XCVR_0A_REFCLK pin. The oscillator output is standard LVDS. For more information about the electrical characteristics and supporting standards of the reference clock, see [DS0141: PolarFire FPGA Datasheet](#).

Figure 3-4. XCVR REFCLK to FPGA




3.5 FPGA Programming Interface Design

PolarFire FPGA can be programmed through SPI. Test points are available for JTAG signals only for debug purpose. The following section describes the SPI programming interface.

3.5.1 SPI Programming

In the SPI programming scheme, the PolarFire FPGA on the SFP+ module programs itself from the SPI Flash. SPI supports in-application programming (IAP) and auto-update. The following figure shows the SPI programming scheme.

Figure 3-5. SPI Programming Scheme



To enable IAP programming, the following FPGA pins must be set high.

- A10 (SC_SPI_ENABLE)
- A9 (SC_IO_CFG_INTERFACE)

The SPI Flash specifications on the module are as follows:


- NOR Memory IC
- Density: 256 Mb (32M x 8)
- Voltage: 2.7 V to 3.6 V (MT25QL256ABA1EW7-0SIT)
- SPI mode support: Modes 0 and 3
- Dedicated BANK: 3

For more information on FPGA programming, see [PolarFire FPGA and PolarFire SoC FPGA Programming User Guide](#).

3.6 Laser Driver and Limiting Amplifier

The module contains a combination of VCSEL driver and limiting amplifier with a 3-wire digital control interfaced from FPGA. This 3-wire interface enables the FPGA to access the registers of the Laser driver and amplifier.

Figure 3-6. Optical Interface



3.7 List of Major Components

The following table lists the major components required for building the total system solution.

Table 3-2. List of Major Components

Sr. No.	Part Number	Description
1	MPF200T-FCSG325	PolarFire FPGA - 200K Logic elements (4 LUT + DFF)
2	MAX3798ETJ+	Limiting Amplifier and VCSEL Driver, TQFN-EP-32
3	DSC1103DL2-156.2500	MEMS OSC XO 156.25 MHz LVDS SMD
4	RP85-LCT2HA-FI-OS	10 Gbps GaAs PIN PD LC-ROSA with Preamp
5	TP85-LCP1HA-FA-OS	850 nm 10 Gbps VCSEL LC-TOSA
6	MT25QL256ABA1EW7-0SIT TR	IC FLASH 256MBIT SPI 8WPDFN
7	MIC23303YML-T5	IC REG BUCK ADJUSTABLE 3A 12DFN
8	MIC94325YMT-TR	IC REG LIN POS ADJ 500MA 6TDFN

4. Hardware Design Details

This chapter shows the placement of the system solution components on the PCB.


4.1 Hardware Placement

This section describes the top and side view of the FPGA placement.

4.1.1 Top Side FPGA Placement

The following figure shows the top view of the FPGA placement.


Figure 4-1. FPGA Placement (Top View)



4.1.2 Bottom Side FPGA Placement

The following figure shows the bottom view of the FPGA placement.

Figure 4-2. FPGA Placement (Bottom View)



4.2 Hardware Layout and Design

This chapter briefly describes the PCB layout and material.

4.2.1 Stack Up and Material

The PolarFire SFP+ module is designed with six-layer PCB and Material used is Nelco 4000-13SI.

The stack-up is as follows:

1. Top
2. GND1
3. SIG1
4. Power
5. GND2
6. Bottom


Note: The total PCB thickness is 1 mm with an accuracy of +/- 0.1 mm.

4.2.2 Break-Out Layer By Layer

The Layer-by-Layer break-out is shown in the following figures.


1. The following figure shows the top layer.

Figure 4-3. Top Layer Layout




2. The following figure shows the GND1 layer.

Figure 4-4. GND1 Layer Layout




3. The following figure shows the SIG1 layer.

Figure 4-5. SIG1 Layer Layout




4. The following figure shows the power layer.

Figure 4-6. Power Layer Layout




5. The following figure shows the GND2 Layer.

Figure 4-7. GND2 Layer Layout



6. The following figure shows the bottom layer.

Figure 4-8. Bottom Layer Layout



4.3 Power Integrity

The recommended board capacitors are listed in [Table 3-1](#) for the SFP+ application. The bulk capacitors for the VDD mentioned in [Table 3-1](#) are for the PolarFire device only. [Table 3-1](#) does not list the capacitors required for the output of the regulator. The regulator output must follow the capacitor specifications of the regulator vendor.

- The bulk capacitor recommendations for VDD are based on 1.5A of consumption.
- Care must be taken while routing the VDD plane. Ensure that the plane is routed as a dedicated plane so that no IR drop occurs at any location of the net. This would also ensure the ripple for VDD is at a minimum.
- Place all 0.1 μ F and 0.01 μ F capacitors under device BGA.

Note: For information about the recommended connections for unused power supplies, see Figure 3 and 4 of [UG0726: PolarFire FPGA Board Design User Guide](#).

4.4 Signal Integrity

The following guidelines are recommended for high speed transceiver trace routing.


1. Match length between P and N within 1 mil.
2. Maintain the impedance between 85 to 100 ohms.
3. Model the via, BGA pad, and connector discontinuities to match the trace impedance.
4. Use loosely coupled differential traces.
5. Use low loss PCB materials.
6. Use low roughness copper PCB material.

For more information about the routing of high-speed signals, see section 4.2 of [UG0726: PolarFire FPGA Board Design User Guide](#).

4.4.1 IBIS-AMI Simulation

IBIS-AMI simulation was performed on one of the traces going from the PolarFire FPGA TX to the SFP male connector. And, the eye diagram was captured at the connector. The simulation topology is shown in the following figure.

Figure 4-9. IBIS-AMI Simulation Topology




Note: The IBIS-AMI models are available at www.microsemi.com/products/fpga-soc/design-resources/ibis-models/ibis-models-polarfire.

The simulations parameters for IBIS-AMI are as follows:

- TX amplitude: 400 mV
- De-emphasis: 0 dB
- Driver impedance: 100 ohms

The following figure shows the eye diagram, which included the SFP compliant eye mask. The eye diagram passes the SFP eye mask specification in the simulation. The eye diagram indicates that the trace is optimized for all discontinuities.

Figure 4-10. Eye Diagram



5. Compliance Measurements

This chapter describes the 10GBASE-SR compliance measurements.


5.1 Set up Details

The following equipments were used.

- Tektronix - Scope MSO72304DX
- Optical probes - DPO70E1
- Optical cable

The following figure shows the test setup.

Figure 5-1. Test Setup



5.2 Compliance Data

The following table lists different parameters captured during the SFP+ module optical eye testing.

Table 5-1. Parameters for Optical Eye Testing


Description	Measured Data	10G BASE- SR Standard	Unit
Signaling speed	10.3125	10.312	Gbps
Wavelength (range)	840-860	840-860	nm
Average launch power (minimum)	-3.17	-7.3	dBm
Extinction ratio	4.92	3	db
OMA (Optical Modulation amplitude)	-2.29	-2.8 to -3.2	dBm

5.2.1 Transmitter Eye

This defines the minimum eye width and height that must be met for the signal to be transmitted clean and without error.


Transmitter eye mask definition {X1, X2, X3, Y1, Y2, Y3} {0.25, 0.40, 0.45, 0.25, 0.28, 0.40}

Figure 5-2. Transmitter Eye Mask Definition




The following figure shows that eye mask parameters were met by the device and a zero hit ratio was observed.

Figure 5-3. Eye Mask Parameters



The following figure shows the optical eye capture with math function added.

Figure 5-4. Optical Eye Capture with Math Function Added



6. Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Table 6-1. Revision History

Revision	Date	Description
A	12/2021	This is the initial revision of the document. The following is the summary of the changes in this revision. <ul style="list-style-type: none">• Added 5. Compliance Measurements.• Document number was changed from AC480 to AN4364.
1.0	04/2019	This is the first publication of this document (AC480).

Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call **800.262.1060**
- From the rest of the world, call **650.318.4460**
- Fax, from anywhere in the world, **650.318.8044**

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.

- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mendi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVMe Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY,

ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-5224-9521-5

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820