UG0850
User Guide
PolarFire FPGA Video Solution
Contents

1 Revision History ................................................................. 1
  1.1 Revision 1.0 ................................................................. 1

2 Overview ............................................................................. 2

3 MIPI CSI-2 ........................................................................... 4
  3.1 MIPI Packet Format .......................................................... 5
    3.1.1 Short Packet ............................................................. 5
    3.1.2 Long Packet ............................................................. 5
  3.2 MIPI CSI-2 Based Solution ............................................... 5
    3.2.1 Building Blocks of MIPI CSI-2 Video Solution ............... 5
    3.2.2 Implementing MIPI CSI-2 Receive Interface .................. 6
    3.2.3 Configuring the MIPI CSI-2 Receive Interface IP Cores .... 6
    3.2.4 Implementing MIPI CSI-2 Transmit Interface ................. 9
    3.2.5 Configuring the MIPI CSI-2 Transmit Interface IP Cores ... 10

4 HDMI .................................................................................. 14

5 SDI ..................................................................................... 15
  5.1 XCVR Configuration for 3G-SDI Mode ............................... 16
  5.2 XCVR Configuration For HD-SDI ......................................... 16
<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Figure 1</td>
<td>Imaging and Video Architecture</td>
<td>2</td>
</tr>
<tr>
<td>Figure 2</td>
<td>High-Speed Video Packet Structure</td>
<td>4</td>
</tr>
<tr>
<td>Figure 3</td>
<td>Low-Power Signal Processing</td>
<td>4</td>
</tr>
<tr>
<td>Figure 4</td>
<td>Short Packet Structure</td>
<td>5</td>
</tr>
<tr>
<td>Figure 5</td>
<td>Long Packet Structure</td>
<td>5</td>
</tr>
<tr>
<td>Figure 6</td>
<td>MIPI CSI-2 Receiver Interface</td>
<td>6</td>
</tr>
<tr>
<td>Figure 7</td>
<td>PF_IOD_GENERIC_RX in MIPI Mode</td>
<td>7</td>
</tr>
<tr>
<td>Figure 8</td>
<td>PF_IOD_GENERIC_RX Advanced Configuration</td>
<td>8</td>
</tr>
<tr>
<td>Figure 9</td>
<td>MIPI CSI-2 RxDecoder Configuration</td>
<td>8</td>
</tr>
<tr>
<td>Figure 10</td>
<td>MIPI CSI-2 Transmitter Interface Use Case</td>
<td>9</td>
</tr>
<tr>
<td>Figure 11</td>
<td>MIPI CSI-2 Transmit Interface</td>
<td>10</td>
</tr>
<tr>
<td>Figure 12</td>
<td>PF_IOD_GENERIC_TX in MiPI Mode</td>
<td>11</td>
</tr>
<tr>
<td>Figure 13</td>
<td>PF_IOD_GENERIC_TX Advanced Configuration</td>
<td>12</td>
</tr>
<tr>
<td>Figure 14</td>
<td>MIPI CSI-2 Transmitter Configuration</td>
<td>12</td>
</tr>
<tr>
<td>Figure 15</td>
<td>HDMI Loopback Block Diagram</td>
<td>14</td>
</tr>
<tr>
<td>Figure 16</td>
<td>XCVR Configuration For 3G-SDI</td>
<td>16</td>
</tr>
<tr>
<td>Figure 17</td>
<td>XCVR Configuration For HD-SDI</td>
<td>17</td>
</tr>
<tr>
<td>Table</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>--------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>Table 1</td>
<td>SDI Configuration Register</td>
<td>15</td>
</tr>
<tr>
<td>Table 2</td>
<td>SDI Configuration Register Bit Field Description</td>
<td>15</td>
</tr>
</tbody>
</table>
1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 1.0

The first publication of this document.
Libero® SoC PolarFire Design Suite includes all the IP cores for building prototype solutions quickly. Thus, PolarFire FPGA-based video solutions save design time and cost without compromising performance.

The prototype solutions can be validated on the PolarFire Video Kit, which features PolarFire MPF300T FPGA, SPI Flash, DDR4 memories, SDI, HDMI, and FTDI hardware. The on-board MIPI-CSI-2 interface can be used to connect to a dual camera daughter module. The on-board FMC connector can be used for connecting to daughter cards. For more information about the video kit, see *UG0856: PolarFire FPGA Video Kit User Guide*.

This document describes the following protocols for video solution:

- MIPI CSI-2, page 4
- HDMI, page 14
- SDI, page 15

The following figure shows the PolarFire video solution architecture.

**Figure 1** • Imaging and Video Architecture

*Note:* In this solution, the camera data is received using the Microsemi’s MIPI CSI-2 RX IP. The data is processed and transmitted to a display device using the HDMI interface. Alternately, Microsemi’s SDI or HDMI RX and TX IPs can also be used to receive and transmit the data.
The following points summarize the video solution:

- The Mi-V soft processor is booted by a user application stored in SPI Flash. The user application initializes the camera sensors and processes the user requests from host PC via the UART interface.
- The PF_IOD_GENERIC_RX block receives the high-speed MIPI CSI-2 serial data from the camera module. The IOD gear box component converts the serial data to parallel 8-bit format.
- The MIPI CSI2 RxDecoder PF IP decodes the MIPI byte packets and extracts the pixel data along with control signals.
- The raw pixel data is stored in LSRAMs as line buffers.
- The DDR Arbiter module writes these line buffers and stores video frames in DDR4.
- The DDR arbiter reads the line data and passes it to the other two LSRAMs from where the ISP modules like Bayer Conversion IP read and process the data.

**Note:** Other signal processing requests like edge detection or alpha blending are also processed by the respective ISP module on demand. These requests come from host PC to Mi-V soft processor via the CoreUART block.

- After processing, the ISP module passes the resultant data to the display device.
The MIPI CSI-2 (Camera Serial Interface) is the standard specification to transmit and receive the camera sensor raw pixel data in High speed serial format. The MIPI CSI-2 uses MIPI D-PHY as its PHY layer and sends data over it. MIPI DPHY supports 1 Lane to 4 Lanes. MIPI CSI-2 uses High-Speed (HS) and Low-Power (LP) modes, which are differentiated by the voltage levels as shown in Figure 3, page 4. In High-Speed mode Actual High Speed video packets are transferred. MIPI CSI-2 uses two kinds of High-Speed packets, Long packet and short packet. Long packets are used to transmit burst video data and short packets are used to send the control signals of the video (e.g. frame start (FS), frame end (FE), Line Start and Line end). Figure 2, page 4 shows the different High speed packets and their occurrence.

Figure 2 • High-Speed Video Packet Structure

Note: The following points describe the terms used in Figure 2, page 4.
- FS: Frame Start Packet (short packet)
- Image: Pixel data of the image embedded in Long Packet
- FE: Frame End Packet (short Packet)

MIPI DPHY uses differential SLVS200 Signaling to transmit high-speed data and LVCMOS12 to transmit Low Power data. MIPI D-PHY switches between Differential High Speed mode and single ended Low Power mode on the fly on the same pair of I/Os. During Low Power mode it operates in very less speed so that it consumes low power.

Figure 3 • Low-Power Signal Processing
3.1 MIPI Packet Format

This section introduces the MIPI packet formats.

3.1.1 Short Packet

The following figure shows the short packet structure.

*Figure 4 • Short Packet Structure*

<table>
<thead>
<tr>
<th>SoT or Sync Code (B8)</th>
<th>Data ID</th>
<th>Frame Number[7:0]</th>
<th>Frame Number[15:8]</th>
<th>ECC</th>
</tr>
</thead>
</table>

3.1.2 Long Packet

The following figure shows the short packet structure.

*Figure 5 • Long Packet Structure*

|--------|---------|----------------|-----------------|-----|---------|---------|---------|

3.2 MIPI CSI-2 Based Solution

Implementation of MIPI CSI-2 based video solutions in FPGAs requires IP and design flows that reduce development time, and utilize minimal device resources to meet performance, power, and cost goals.

Microsemi offers MIPI CSI2 RxDecoder PF and MIPI CSI2 Transmitter PF IP cores, image signal processing (ISP) IP solutions, PF_IOD_GENERIC_RX/TX hard IPs, high-speed transceiver hard IP, and other soft IP cores for the implementation of imaging and video solutions for PolarFire FPGAs. These IP cores are available in Libero® SoC PolarFire Design Suite for building prototype solutions quickly.

The following sections describe the building blocks of this solution and the implementation of receive and transmit interfaces.

3.2.1 Building Blocks of MIPI CSI-2 Video Solution

The following Microsemi IP cores form a complete MIPI CSI-2 video solution:

- Mi-V soft processor to configure the MIPI CSI-2 camera
- MIPI CSI-2 Rx and Tx IPs to decode and encode MIPI packets
- PF_IOD_GENERIC_RX/TX to receive the high-speed serial MPI CSI-2 camera data
- PLLs to generate fabric, receive and transmit clocks
- DDR Controller to store and retrieve the data
- Image Signal Processing Cores—Image Edge Detection, Bayer Conversion, and Image Enhancement IPs
- Transceiver blocks (Rx and Tx) to receive and send the data

3.2.2 Implementing MIPI CSI-2 Receive Interface

As shown in Figure 1, page 2, the PF_IOD_GENERIC_RX hard IP interfaces with the camera sensor module and passes the data to the MIPI CSI-2 Receiver Decoder IP. The PF_IOD_GENERIC_RX and MIPI CSI2 RxDecoder PF IP form the receive path of the solution.

The PF_IOD_GENERIC_RX is set to the MIPI mode to receive high-speed and low-power data. The high-speed MIPI CSI-2 serial data is passed through IOD gear box to convert the data into parallel 8-bit format. The MIPI CSI2 RxDecoder PF decodes the MIPI byte packets and extracts the pixel data along with the control signals.

The following figure shows the data and clock lines of the MIPI CSI-2 receiver interface solution.

Figure 6 • MIPI CSI-2 Receiver Interface

MIPI CSI2 RxDecoder PF IP decodes both high-speed short and long packets. It supports RAW8, RAW10, and RAW12 data types for 1-Lane, 2-Lane, and 4-Lane interfaces.

3.2.3 Configuring the MIPI CSI-2 Receive Interface IP Cores

This section describes the configuration settings used for the PF_IOD_GENERIC_RX and MIPI CSI2 RxDecoder PF IP cores in Libero.

The following figure shows the data rate, number of data I/Os, and other settings used for PF_IOD_GENERIC_RX.

---

1. For more information about the packet format, see MIPI Packet Format, page 19.
Figure 7 • PF_IOD GENERIC_RX in MIPI Mode

The following points must be considered while configuring PF_IOD GENERIC_RX:

- Set the IOD data rate according to the per lane data rate of the MIPI camera.
- Set the number of Data I/Os according to the number of lanes used by the MIPI camera.
- Set the Clock to data relationship option to **Centered** because MIPI is a centered-aligned interface.
- Enable the MIPI mode by selecting the **MIPI Low power escape support** check box. By enabling the MIPI Mode all the Low Power Ports are added to IOD.
- Set the Fabric clock ratio to 4.
- In the Advanced tab, set **Received data organization** to **Received data independent per inputs** as shown in the following figure.
The MIPI CSI2 RxDecoder PF IP is configured as shown in the following figure.

The following points must be considered while configuring MIPI CSI2 RxDecoder PF:

- Set g_DATAWIDTH to 8 for RAW8 data type. For RAW10/12 set g_DATAWIDTH to 10/12.
- Set g_LANE_WIDTH according to the number of lanes used by the MIPI camera.
- Set g_BUFF_DEPTH according to the active horizontal resolution configured for the MIPI sensor.
- Set g_NUM_OF_PIXELS according to the requirement. If this parameter is set to 1, only one pixel per clock is given as output. If this parameter is set to 4, four pixels per clock are given as output.
A PLL is required to generate the parallel clock (pixel clock). The RX_CLK clock of PF_IOD_GENERIC_RX serves as the input clock to the PLL. The PLL must be configured to produce the parallel clock based on the MIPI_bit_clk and the number of lanes used. The following equations are used to calculate the parallel clock:

\[
\text{CAM}_{-}\text{CLOCK}_{-}I = (\text{MIPI}_{-}\text{bit}_{-}\text{clk})/4
\]

EQ-1

\[
\text{PARALLEL}_{-}\text{CLOCK} = (\text{CAM}_{-}\text{CLOCK}_{-}I \times \text{Num}_{-}\text{of}_{-}\text{Lanes} \times 8)/(g_{-}\text{DATAWIDTH} \times g_{-}\text{NUM}_{-}\text{OF}_{-}\text{PIXELS})
\]

EQ-2

For more information about the MIPI CSI2 RxDecoder IP, see UG0806: MIPI CSI-2 Receiver User Guide for PolarFire.

### 3.2.4 Implementing MIPI CSI-2 Transmit Interface

The MIPI CSI2 Transmitter PF IP converts the parallel video data into MIPI CSI-2 Byte packets. The typical system diagram for the MIPI CSI-2 transmitter interface is shown in the following diagram. The MIPI CSI2 Transmitter bridge is used to deliver data to a MIPI CSI-2 compatible receiver such as an ISP from standard Parallel video interface.

**Figure 10** • MIPI CSI-2 Transmitter Interface Use Case

The PF_IOD_GENERIC_TX IP (with I/O gearing blocks) and the MIPI CSI2 Transmitter IP form the MIPI CSI-2 Transmitter interface in PolarFire devices, as shown in the following figure.
MIPI CSI2 Transmitter PF IP supports both high-speed short packets and long packets. It supports RAW8 and RAW10 data types for 1-Lane, 2-Lane, and 4-Lane interfaces.

An external resistor network shown in Figure 11, page 10 is required to accommodate the low-power and high-speed mode transitioning on the same signal pairs and also to bring down the voltage swing to 200 mV during high-speed clock and data transfers.

### 3.2.5 Configuring the MIPI CSI-2 Transmit Interface IP Cores

This section describes the configuration settings used for the PF_IOD GENERIC_TX and MIPI CSI2 Transmitter PF IP cores in Libero.

The following figure shows the data rate, number of data I/Os, and other settings used for PF_IOD GENERIC_TX.
The following points must be considered while configuring PF_IOD GENERIC TX:

- Set **Data rate** according to the required MIPI data rate per lane.
- Set **Number of data I/Os** according to the number of MIPI Lanes.
- Set **Clock to data relationship** to **Centered** because MIPI DPHY is a centered-aligned interface.
- Enable the MIPI low power escape mode check box.
- In the Advanced tab, set **Transmit data organization** to **Transmit data independent per outputs** as shown in the following figure.
The MIPI CSI2 Transmitter PF IP is configured as shown in the following figure.

**Figure 13 • PF_IOD_GENERIC_TX Advanced Configuration**

**Figure 14 • MIPI CSI-2 Transmitter Configuration**

The following points must be considered while configuring MIPI CSI2 Transmitter PF:

- Set `g_DATAWIDTH` to 10 for RAW10 data type. For RAW8 set `g_DATAWIDTH` to 8.
- Set `g_LANE_WIDTH` according to the number of lanes used by the MIPI camera.
- Set `g_HORIZONTAL_RESOLUTION` as the active resolution of the transmitted video.
- `g_TX_BYTE_FREQ` is calculated using the following equation:

\[
\text{Pixel Clock (Hz)} = \frac{\text{TxByteClkHz}}{\text{Number of Lanes} \times 8 \text{ Bits per Pixel}}
\]
Pixel_clock_i is the input clock with which incoming pixels are sampled. A PLL is used to generate the Byte clock (TxByteClkHs_I) and bit clocks used by the MIPI DPHY block (PF_IOD_GENERIC_TX). TxByteClkHs_I must be configured such that the output MIPI CSI-2 packets sent on the interface are sampled. The following equations shows the relation between Pixel_clock_i and TxByteClkHs_I depending on the number of lanes configured.

$$\text{Pixel\_Clock\_I} = \text{TxByteClkHs\_I} \times \text{Number\ of\ Lanes} \times 8 \text{ \ Bits\ per\ Pixel}$$

EQ-3

$$\text{MIPI\ Bit\ Clock} = 4 \times \text{TxByteClkHs\_I}$$

EQ-4

There are two MIPI bit clocks as per EQ-4, and these clocks are phase shifted by 90°. For more information about the MIPI CSI-2 Transmitter PF IP, see UG0826: MIPI CSI-2 Transmitter User Guide for PolarFire.
HDMI and Display port solutions can be enabled on PolarFire devices using high speed transceivers. For more about configuring the high-speed transceivers, see [UG0677: PolarFire FPGA Transceiver User Guide](#).

The TMDS signals in HDMI are DC coupled, with different differential impedances for sources and sinks. Devices such as PI3HDX1204E and PI3HDX1204B can be used for DC coupling and to ensure that impedances are at the right levels. Refer to the video board schematic for details <link>.

For HDMI RX, the EDID ROM can be implemented as an I2C slave in the FPGA. Similarly, an I2C master implementation in the FPGA can be used to fetch details of a display connected to HDMI TX.

An example of how the transceiver can be configured for a HDMI 2.0 loopback is shown in the following block diagram. The transceiver should be configured in the PMA only mode.

*Figure 15 • HDMI Loopback Block Diagram*
Microsemi’s CoreSDIRX and CoreSDITX IP cores support SDI-based video solutions. CoreSDIRX and CoreSDITX IP cores support HD-SDI and 3G-SDI modes.

The SDI based video solution uses the PolarFire transceiver block, which converts the high-speed serial data into parallel data and passes this data to the FPGA fabric.

These two IP cores have a 32-bit CFG_SDI register that must be configured for the required mode and color chroma sub-sampling.

This section tabulates the various segments of the CFG_SDI register. For more information, see CoreSDIRX and CoreSDITX handbooks from Libero Catalog.

**Table 1 • SDI Configuration Register**

<table>
<thead>
<tr>
<th>Address</th>
<th>Register Name</th>
<th>Type</th>
<th>Width</th>
<th>Reset Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>CFG_SDI</td>
<td>R/W</td>
<td>32</td>
<td>0x00000082</td>
<td>SDI Configuration Register</td>
</tr>
</tbody>
</table>

**Table 2 • SDI Configuration Register Bit Field Description**

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Type</th>
<th>Reset Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:25</td>
<td>Reserved</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>24</td>
<td>VALID</td>
<td>R/W</td>
<td>1</td>
<td>Valid bit. Active high. Indicates that the configuration data is valid.</td>
</tr>
<tr>
<td>23:10</td>
<td>Reserved</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>9:6</td>
<td>MODE</td>
<td>R/W</td>
<td>0010</td>
<td>Type of SDI Mode: 0010: HD-SDI 0101: 3G-SDI - Level A Other values are reserved.</td>
</tr>
<tr>
<td>5:3</td>
<td>Reserved</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>2:0</td>
<td>COLOR</td>
<td>R/W</td>
<td>010</td>
<td>Type of SDI Color.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• 000: RGB (color coding), 4:4:4 (chroma sub-sampling)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• 001: YCbCr (color coding), 4:4:4 (chroma sub-sampling)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• 010: 001: YCbCr (color coding), 4:2:2 (chroma sub-sampling)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Other values are reserved.</td>
</tr>
</tbody>
</table>
## 5.1 XCVR Configuration for 3G-SDI Mode

The following figure shows the transceiver data rate, PMA and PCS, and clock and resets settings for the 3G-SDI mode.

**Figure 16 • XCVR Configuration For 3G-SDI**

### Transceiver Interface

<table>
<thead>
<tr>
<th>General</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of lanes:</td>
</tr>
<tr>
<td>Transceiver mode:</td>
</tr>
</tbody>
</table>

### PMA Settings

| Transceiver data rate: | 2.570 Gbps |
| TX clock division factor: | 2 |
| TX PLL lock data rate: | 540 MHz |
| TX PLL lock clock frequency: | 2650 MHz |
| CDR reference clock source: | Locked to data |
| CDR lock mode: | Lock to data |
| CDR reference clock frequency: | 145.5 MHz |

### PCS Settings

| PCS Fabric interface width: | 40 bits |
| FPGA interface frequency: | 74.25 MHz |

### Checks and Resets

- Use PLL reference clock
- TX clock
- RX clock
- PMA Reset
- PCS Reset
- PCI Clock

### Dynamic Reconfiguration

- Enable M_CNR
- Enable TX_Rx_PADS_DATA port
- Enable TX_SLE_LVDS port

## 5.2 XCVR Configuration For HD-SDI

**Figure 17**, page 17 shows the transceiver data rate, PMA and PCS, and clock and resets settings for the HD-SDI mode.

For more about configuring the high-speed transceivers, see **UG0677: PolarFire FPGA Transceiver User Guide**.
Figure 17 • XCVR Configuration For HD-SDI

Transceiver Interface

General
Number of lanes: 1
Transceiver mode: [ ]

PMA Settings
- Transmitter data rate: 1456 Mbps
- TX clock driven factor: [ ]
- TX PLL base data rate: 5940 Mbps
- TX PLL bit clock frequency: 267 MHz
- CDR reference clock source: [ ]
- CDR lock mode: [ ]
- CDR reference clock frequency: 14550 MHz

PCS Settings
- PCS Fabric interface width: 40 bits
- FPGA interface frequency: 37.125 MHz
- PMA Mode: [ ]

Subbit Seq. Bits
- Enable CDR Bitlip port: [ ]
- Enable CDR Bitlip Encoding/Decoding: [ ]
- Enable CDR Bitlip: [ ]
- Enable CDR Bitlip Sequencer: [ ]
- Enable CDR Bitlip data width: [ ]

Clocks and Resets
- Interface Clocks: [ ]
- PLL reference clock: [ ]
- TX clock: [ ]
- RX clock: [ ]

Interface Reset:
- PMA Reset: [ ]
- PDS Reset: [ ]

Optional Ports:
- Enable TX_CLK port: [ ]
- Enable TX_PP/PS_DATA port: [ ]
- Enable TX_CELEX Idle port: [ ]

Dynamic Reconfiguration
- [ ] Enable dynamic reconfiguration interface (FIB)

[Image of the Transceiver Interface page]