

A deep learning FPGA platform optimized for implementation on Microsemi FPGAs

Core Deep Learning (CDL) from ASIC Design Services is a scalable and flexible Convolutional Neural Network (CNN) solution for FPGAs. CDL accelerates a wide range of layers typically associated with CNNs. The configurable nature, small real-estate, and low-power properties of FPGAs allow for computationally expensive CNNs to be moved to the node. CDL is the product of a scalable framework that offers the opportunity to stipulate the desired performance, platform specifications, and resource constraints for an application and platform-specific optimized solution. CDL can fit into any FPGA design by scaling to unique customer requirements.



- Concatenation
- Pooling
- Activation
- Fully connected
- Batch normalization

- Smart quantization
- Negligible accuracy loss
- Efficient hardware usage
- Scalable
- Network specific
- Platform optimized
- Low power

www.coredeeplearning.ai



Ultimate User Flexibility



ASIC Design Services