

**UG0845**  
**User Guide**  
**Median Filter v4.1**



---

a  **MICROCHIP** company



#### **Microsemi Corporate Headquarters**

One Enterprise, Aliso Viejo,  
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

E-mail: [sales.support@microsemi.com](mailto:sales.support@microsemi.com)

[www.microsemi.com](http://www.microsemi.com)

© 2018 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

#### **About Microsemi**

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 4,800 employees globally. Learn more at [www.microsemi.com](http://www.microsemi.com).

# Contents

---

<b>1</b>	<b>Revision History</b> .....	<b>1</b>
1.1	Revision 1.0 .....	1
<b>2</b>	<b>Introduction</b> .....	<b>2</b>
2.1	Key Features .....	2
2.2	Supported Families .....	2
2.3	Theory of Operation .....	2
<b>3</b>	<b>Hardware Implementation</b> .....	<b>3</b>
3.1	Submodules .....	3
3.1.1	Moving Window .....	3
3.1.2	Median .....	3
3.2	Inputs and Outputs .....	3
3.3	Configuration Parameters .....	4
3.4	Timing Diagram .....	4
3.5	Resource Utilization .....	5

# Tables

---

Table 1	Inputs and Outputs of Median Filter Block .....	3
Table 2	Configuration Parameters .....	4
Table 3	Resource Utilization for g_WINDOW_SIZE = 5 and g_DATA_WIDTH = 18 .....	5
Table 4	Resource Utilization for g_WINDOW_SIZE = 7 and g_DATA_WIDTH = 18 .....	5
Table 5	Resource Utilization for g_WINDOW_SIZE = 9 and g_DATA_WIDTH = 18 .....	5

# Figures

---

Figure 1	System-Level Block Diagram of Hardware Implementation .....	3
Figure 2	Timing Diagram .....	4

# 1 Revision History

---

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## 1.1 Revision 1.0

Revision 1.0 (Published in November 2018) is the first publication of this document.

## 2 Introduction

---

The median filter is a nonlinear digital filtering technique, often used to remove glitches from an analog signal.

### 2.1 Key Features

The median filter IP block supports the following features:

- Finds the median of a set of input samples
- Variable window size (5,7,9)

### 2.2 Supported Families

The median filter IP block supports the following families:

- SmartFusion<sup>®2</sup>
- IGLOO<sup>®2</sup>
- RTG4<sup>™</sup>

### 2.3 Theory of Operation

The median filter is used to remove the noise from a signal. It forms a window of N (this IP supports N=5, 7, and 9) adjacent samples and finds the median of these samples.


**Examples:**

- If N = 9 and {15,13,25,18,35,46,61,26,9} is a set of input samples, then median will be 25
- If N = 7 and {12,11,27,19,9,6,3} is a set of input samples, then median will be 11
- If N = 5 and {15,15,12,11,10} is a set of input samples, then median will be 12

## 3 Hardware Implementation

The following figure shows the block diagram of the median filter.

**Figure 1 • System-Level Block Diagram of Hardware Implementation**



### 3.1 Submodules

The median filter IP has two submodules.

#### 3.1.1 Moving Window

The input data is sampled at every rising edge of `dec_clk_i`. This submodule takes the input samples and creates windows of fixed length (5 or 7 or 9 samples each). The window size depends on the configuration parameter `g_WINDOW_SIZE`. If we consider `g_WINDOW_SIZE` as 7, then {1st, 2nd, 3rd, 4th, 5th, 6th, 7th} samples will form a window, {2nd, 3rd, 4th, 5th, 6th, 7th, 8th} samples will form the next window and so on. These windows are connected as the input to median submodule.

After the reset signal is de-asserted, the window will have all zeros. The input `data_i` is sampled at rising edge of `dec_clk_i`.

#### 3.1.2 Median

The median submodule finds the median value of each window and gives it as the output. At every rising edge of `dec_clk_i` the median output is updated.

### 3.2 Inputs and Outputs

The following table describes the input and output ports of the median filter block.

**Table 1 • Inputs and Outputs of Median Filter Block**

Signal Name	Direction	Width	Description
<code>reset_i</code>	Input	1 bit	Active low asynchronous reset signal to design
<code>sys_clk_i</code>	Input	1 bit	System clock
<code>dec_clk_i</code>	Input	1 bit	Decimated clock input - data is sampled at the rising edge of this signal
<code>en_i</code>	Input	1 bit	Enable signal
<code>data_i</code>	Input	<code>g_DATA_WIDTH</code> bits	Data input
<code>data_o</code>	Output	<code>g_DATA_WIDTH</code> bits	Median data output



### 3.3 Configuration Parameters

The following table describes the configuration parameters used in the hardware implementation of the median filter. These are generic parameters and can be varied as per the application requirements.


**Table 2 • Configuration Parameters**

Name	Range	Description
g_WINDOW_SIZE	5, 7, 9	Describes the size of the window
g_DATA_WIDTH		Describes the input and output data width

### 3.4 Timing Diagram

The following figure shows the timing diagram of the median filter block. The timing diagram represents a typical use case of the median filter block.

**Figure 2 • Timing Diagram**



After the reset signal is de-asserted, the window will have all zeros. The first input sample will enter the window at the first rising edge of dec\_clk\_i, the second sample will enter the window at the second rising edge of dec\_clk\_i and so on.

For the timing diagram shown in the above-mentioned figure, after the reset signal is de-asserted, the window will be {0,0,0,0,0,0,0,0,0}

At first rising edge of dec\_clk\_i, data\_i is 0, the window will be {0,0,0,0,0,0,0,0,0}

At second rising edge of dec\_clk\_i, data\_i is 1, the window will be {0,0,0,0,0,0,0,0,1}

At third rising edge of dec\_clk\_i, data\_i is 2, the window will be {0,0,0,0,0,0,0,0,1,2}

and so on.

## 3.5 Resource Utilization

The following table lists the resource utilization of the median filter block after synthesis.

**Table 3 • Resource Utilization for g\_WINDOW\_SIZE = 5 and g\_DATA\_WIDTH = 18**

Resource	Count
LUTs	640
DFF	240
MACC	0
RAM1kx18	0
RAM64x18	0

**Table 4 • Resource Utilization for g\_WINDOW\_SIZE = 7 and g\_DATA\_WIDTH = 18**

Resource	Count
LUTs	1130
DFF	320
MACC	0
RAM1kx18	0
RAM64x18	0

**Table 5 • Resource Utilization for g\_WINDOW\_SIZE = 9 and g\_DATA\_WIDTH = 18**

Resource	Count
LUTs	1480
DFF	390
MACC	0
RAM1kx18	0
RAM64x18	0