Classic Constraint Flow User Guide Libero SoC v11.9

NOTE: PDF files are intended to be viewed on the printed page; links and cross-references in this PDF file may point to external files and generate an error when clicked. View the online help included with software to enable all linked content.





herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

Microsemi makes no warranty, representation, or guarantee regarding the information contained

About Microsemi

Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Powerover-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at https://www.microsemi.com/.

5-02-9120-38/08.18



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Fax: +1 (949) 215-4996 Email: sales.support@microsemi.com https://www.microsemi.com/

©2018 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.



Table of Contents

Table of Contents	2
Libero SoC Introduction	5
Welcome to Microsemi's Libero [®] SoC v11.9	
Licensing and Additional Resources.	
Libero SoC Design Flow (Classic Constraint Flow)	
Supported Families (Enhanced Constraint Flow)	
File Types in Libero SoC	
Software Tools - Libero SoC	
Frequently Asked Questions - Libero SoC	14
Firmware Cores Frequently Asked Questions	
Software IDE Integration	16
Create Design	17
System Builder	
Using the SmartFusion MSS in your Design	
Using the SmartFusion2 MSS in your Design	20
Create with SmartDesign	21
Getting Started with SmartDesign	29
Creating a SmartDesign	43
Connecting Instances	45
Bus Interfaces	50
Incremental Design	57
Create Core from HDL	
Create HDL	73
SmartDesign Testbench	74
HDL Testbench	75
View/Configure Firmware Cores	76
Designing with Blocks	78
Creating a Designer Block Component in Libero SoC	82
Verify Pre-Synthesized Design - Simulate	
Constraints Overview	88
I/O Constraints (PDC Files)	88
Timing Constraints (SDC Files)	
Floorplanning Constraints (PDC files)	



Create Constraints - SmartFusion2	89
I/O Constraints - SmartFusion2, IGLOO2, and RTG4	89
I/O Editor - SmartFusion2, IGLOO2, RTG4	90
Timing Constraints - SmartFusion2, IGLOO2, RTG4	93
Floorplan Constraints - SmartFusion2, IGLOO2, RTG4	
Implement Design	95
Synthesize (Classic Constraint Flow)	
Synthesis Tools	
Verify Post-Synthesis Implementation - Simulate	
Compile	
Configure Flash*Freeze	
Place and Route - SmartFusion2, IGLOO2, RTG4	
Place and Route	114
SmartFusion, IGLOO, ProASIC3 and Fusion Place and Route Advanced Options	116
Verify Post Layout Implementation	118
Export Back Annotated Files	
Generate Bitstream	
Device Programming	141

Edit Design Hardware Configuration - SmartFusion2 and IGLOO2 Only

	143
Programming Connectivity and Interface	143
Programmer Settings	145
Configure I/O States During JTAG Programming	147

Configure Security and Programming Options - SmartFusion2, IGLOO2, and PTC4

and KIG4	
Configure Programming Options (SmartFusion2 and IGLOO2)	149
Configure Programming Options (RTG4 Only)	152
Security Features Frequently Asked Questions	155
Security Programming Files	156
Configure Security	156
Update eNVM Memory Content (SmartFusion2 and IGLOO2)	163
Update uPROM Memory Content - RTG4 Only	165
Serialization Client Editor	

Program Design	169
Configure Bitstream	
Generate Bitstream	
Run Programming Device Actions - SmartFusion2, IGLOO2, RTG4	.170
Program Device - SmartFusion, IGLOO, ProASIC3, and Fusion	.170
SmartFusion2 and IGLOO2 Programming in Libero SoC	.171
Programming SmartFusion in the Libero SoC	.182



Flashpoint	
FlashLock [®]	
Generating Bitstream and STAPL files	
	040
SmartFusion2 and IGLOO2 Programming Tutorials	
SPI Programming Tutorials	
SmartFusion2 Programming Tutorial	
Debug Design	
Identify Debug Design	
SmartDebug	
Handoff Design for Production	
Export Pin Report	
Export BSDL File	
Export IBIS Model	
Export Firmware – SmartFusion2	231
Running Libero SoC from your Software Tool Chain	233
Application Notes	
, pp	204
Tutorials and Training Modules	235
Reference Topics, Menus and Dialog Boxes	236



Libero SoC Introduction



Welcome to Microsemi's Libero® SoC v11.9

Microsemi Libero® System-on-Chip (SoC) design suite offers high productivity with its comprehensive, easy to learn, easy to adopt development tools for designing with Microsemi's power efficient flash <u>FPGAs</u>, <u>SoC FPGAs</u>, and <u>Rad-Tolerant FPGAs</u>. The suite integrates industry standard Synopsys <u>Synplify Pro®</u> synthesis and Mentor Graphics <u>ModelSim®</u> simulation with best-in-class constraints management, debug capabilities, and secure production programming support.

More Information

To access datasheets and silicon user guides, visit <u>www.microsemi.com</u>, select the relevant product family and click the **Documentation** tab. Tutorials, Application Notes, <u>Development Kits & Boards</u> are listed in the **Design Resources** tab.

Click the following links for additional information:

- Libero <u>Learn more about Libero SoC</u> including Release Notes, a complete list of devices/packages, and timing and power versions supported in this release.
- Programming Learn more about Programming Solutions
- Power Calculators <u>Find XLS-based estimators for device families</u>
- Licensing Learn more about Libero licensing

Licensing and Additional Resources

Microsemi License Utility

The Microsemi License Utility enables you to check and update your license settings for the Libero SoC software. It displays your current license settings, the license host-id for the current host, and allows you to add a new license file to your settings.

To start the Microsemi License Utility, run it from Start > All Programs > Microsemi Libero SoC vx.xx> Microsemi License Utility.

To request a license, click **Request License** to go to the Microsemi license website. You can select and copy (right-click, **Copy**) the disk volume value displayed in the window and paste the value into the Microsemi license web form.

The following licenses are available:

- 1-year Platinum Purchased license that supports all devices
- 1-year Gold Purchased licenses that supports a smaller set of devices than Platinum
- 1-year Silver Free license that supports a smaller set of devices than Gold
- 30-day Evaluation Free license that supports all devices but programming is disabled



When you have received your license file, follow the instructions and save the license to your local disk. In the Microsemi License Utility window, click Add License File and browse/select the license file from your disk. If you are using a floating license, click Add License Server and enter the Port Number and Name of the license server host.

The list of features for which you are licensed will show all versions, but your license must have a version equal to or greater than your design tools release version in order for the libero.exe and designer.exe tools to run.

The list at the lower right shows the order in which the license files are read, with the first file read at the top of the list.

Click Write Report File to view and/or print the Microsemi Tools Licenses Report, or to save it as a TXT file.

Write Report File							
alid License Feat Version	Term	Expiration	Quantity	Host	HostID	Source	Comment
latinum (ACTEL_: 99.99	Permanent	none	200 users	sage	a0d3c11847ab	1702@sage	
			ш				
Disk volume:	5J50C0120 7053a3e4	Add License Fil	e 🛉 Add Lice	nse Server			
Network card(s)*:	a0d3c11847ab	Sequence for searching license sources					
CRequest License (web)		.702@sage					
Vice ise (web)		717@sage					
		800@sage					
* Multiple network cards may only one network card identif	er when						
* Multiple network cards may only one network card identif requesting a license.	er when						
only one network card identif	er when						
only one network card identif	er when						

Figure 1 · Microsemi License Utility

The <u>Microsemi Libero SoC License Information Web Page</u> provides additional licensing-related information including links to troubleshooting and FAQ documents.

FPGA and SoC Product Documentation Available on the Microsemi Web Site

General Information about Microsemi's FPGA & SoC products is available here.

Information About Supported Families

Device Family	Family Derivatives	Description	
SmartFusion2	N/A	Address fundamental requirements for advanced security, high reliability and low power in critical industrial, military, aviation, communications and medical applications.	
IGLOO2	N/A	ow-power mixed-signal programmable solution	
RTG4	N/A	Microsemi's new RTG4 family of radiation-tolerant FPGAs	

Table 1 · Product Families and Derivatives



Device Family	Family Derivatives	Description	
SmartFusion	SmartFusion	SmartFusion intelligent mixed-signal FPGAs are the only devices that integrate an FPGA, ARM Cortex-M3, and programmable analog, offering full customization and IP protection.	
<u>Fusion</u>	N/A	Mixed-signal FPGA integrating ProASIC3 FPGA fabric, programmable analog block, support for ARM® Cortex [™] -M1 soft processors, and flash memory into a monolithic device.	
IGLOO	IGLOO	The ultra-low-power, programmable solution	
	IGLOOe	Higher density IGLOO FPGAs with six PLLs and additional I/O standards	
	IGLOO nano	The industry's lowest power, smallest size solution	
	IGLOO PLUS	The low-power FPGA with enhanced I/O capabilities	
ProASIC3	ProASIC3	The low-power, low-cost, FPGA solution	
	ProASIC3E	Higher density ProASIC3 FPGAs with six PLLs and additional I/O standards	
	ProASIC3 nano	Lowest cost solution with enhanced I/O capabilities	
	ProASIC3L	The FPGA that balances low power, performance, and low cost	
	Automotive ProASIC3	ProASIC3 FPGAs qualified for automotive applications	
	Military ProASIC3/EL	Military temperature A3PE600L, A3P1000, and A3PE3000L	
	RT ProASIC3	Radiation-tolerant RT3PE600L and RT3PE3000L	

Information About Libero SoC Software

More information about Libero SoC Software is available here.

Application Notes and Tutorials

Application Notes and Tutorials are generally found on the **Documentation** tab of the supported technology page. For example, <u>SmartFusion2 Application Notes and Tutorials can be found here.</u>

Online Help - Libero SoC

This online help system is designed to open in the HTML Help Viewer – Microsoft's Help window for viewing compiled HTML Help. If you do not have the HTML Help Viewer components installed on your system, you can view it with Microsoft's Internet Explorer browser (use version 4.x or later for complete functionality).

Viewing HTML Files on Linux

You may need to set your LINUX_HTMLREADER variable such that it enables a HTML viewer. For example: setenv LINUX_HTMLREADER /usr/bin/firefox

If you do not set this variable then some HTML files, such as the help, will not be available from within software.

See Also

Navigation tabs User's Guides



Using Navigation tabs

Libero SoC online Help, which is generated using Microsoft HTML Help, includes the following navigation tabs:

Contents

The Contents tab displays books and pages that represent the categories of information in the online Help system. When you click a closed book, it opens to display its content (sub-books and pages). When you click an open book, it closes. When you click pages, you select topics to view in the right-hand pane of the HTML Help viewer.

Index

The Index tab displays a multi-level list of keywords and keyword phrases. These terms are associated with topics in the Help system and they are intended to direct you to specific topics according to your way of working. To open a topic in the right-hand pane associated with a keyword, select the keyword and then click Display. If the keyword is used with more than one topic, a Topics Found dialog opens so you can select a specific topic to view.

Search

The Search tab enables you to search for words in the Help system and locate topics containing those words. Full-text searching looks through every word in the online Help to find matches. When the search is completed, a list of topics is displayed so you can select a specific topic to view.

Reading User Guides

Libero SoC includes online manuals. The online manuals are in PDF format and available from Libero SoC Start Menu. Note that PDF files are for printing and viewing offline; use the online help to view user support on your workstation.

From the Start menu, choose **All Programs > Microsemi > Libero SoC > Libero SoC Reference Manuals.** You must have Adobe Acrobat Reader or similar PDF viewer to open and view the PDF user guides.

Viewing PDF Files on Linux

You may need to set your LINUX_PDFREADER variable such that it enables a PDF viewer. For example:

setenv LINUX_PDFREADER /usr/bin/kpdf

If you do not set this variable then some PDF files, such as the SmartTime User's Guide, will not be available from within software.

Microsemi SoC Products Group Headquarters

Microsemi Corporation is a supplier of innovative programmable logic solutions, including field-programmable gate arrays (FPGAs) based on antifuse and flash technologies, high-performance intellectual property (IP) cores, software development tools, and design services targeted for the high-speed communications, application-specific integrated circuit (ASIC) replacement, and radiation-tolerant markets.

Address:	Microsemi SoC Products Group 3870 North First Street San Jose, CA 95134
Phone:	408-643-6000



Contact Information

For the most up-to-date contact information, check the Microsemi Home Page.

Contact information for FPGAs & SoCs can be found at the FPGAs and SoCs Support Page

If you do not have internet access, the following information was accurate at the time of publication:

- Technical Support
 - Web: <u>https://soc.microsemi.com/mycases</u>
 - Phone (NA): 800.262.1060
 - Phone (Int'l): +1 650.313.4460
 - Email: soc_tech@microsemi.com
- Customer (non-technical) Support
 - Phone: +1 650.318.2470
 - Email: customer.service@microsemi.com
- Sales Support
 - For pricing, order status and lead time information for all Microsemi SoC products, contact your <u>Microsemi Sales Representative</u>
- Technical Support for RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR)
 - Phone (NA): 888.988.ITAR
 - Phone (Int'l): +1 650.318.4900
 - Email: soc_tech_itar@microsemi.com

Libero SoC Design Flow (Classic Constraint Flow)

The Libero SoC Build button **O** enables you to proceed from synthesis to Place and Route in one click (using default settings).

The basic design flow is shown in the figure below.






Figure 2 · Libero SoC Classic Constraint Design Flow

Create Design

Once you create your design (using <u>System Builder</u>; using the MSS builder - the flow for which is similar to the <u>MSS flow for SmartFusion</u>; <u>create SmartDesign</u>; <u>Create HDL</u>; <u>SmartDesign Testbench</u>) and click the **Build** button the software automatically executes the operations below with default settings (if it encounters no errors).

Create Constraints - Pre-Compile

I/O constraint PDC files are separate from Floorplan constraint PDC files; if you have a PDC file that contains both I/O and Floorplan constraints then Libero SoC errors out with an invalid constraint error.

- <u>I/O Constraints</u> To add an I/O constraint, in the Design Flow window expand Create Constraints, right-click **I/O Constraints** and choose **Import Files**.
- <u>Timing Constraints</u> Enables you to import SDC files pre-Compile.
- <u>Floorplan Constraints</u> Created with the Floorplanner or a text editor; to add a Floorplan constraint, in the **Design Flow** window expand **Create Constraints**, right-click **Floorplan Constraints** and choose **Import Files**.



Synthesis

Double-click **Synthesize** to run <u>synthesis</u> on your design automatically; automatic synthesis uses the default settings in your synthesis tool.

Compile

To <u>compile</u> your design with custom settings, right-click **Compile** in the Design Flow window and choose **Configure Options**.

Place and Route

Place and Route runs automatically with default settings as part of the push-button design flow in Libero SoC.

Edit Constraints - Post-Compile

 <u>I/O Constraints</u> - The Post-Compile I/O Editor displays all assigned and unassigned I/O macros and their attributes in a spreadsheet format; use this editor to view, sort, select, edit, lock and unlock assigned attributes.

The post compile editor ensures that the Compile/Place and Route state is maintained (you do not have to rerun Compile or Place and Route), if you make changes to the attributes that do not require it.

However, if you modify the I/O PDC file directly, it is equivalent to modifying the source file of the design, which means the tools starting from Compile will become out of date because one of the source files was modified.

- <u>Timing Constraints</u> Run SmartTime to perform Min/Max analysis and manage timing constraints.
- Floorplan Constraints Use to create and edit regions on your chip and assign logic to these regions.

Generate Fabric Programming Data

Generates programming data for your design.

IGLOO, ProASIC3, and Fusion Programming

SmartFusion, IGLOO, ProASIC3, and Fusion devices use the FlashPoint program file generator to create a programming file. For SmartFusion, IGLOO, and ProASIC3, the FlashPoint interface also enables the advanced security features.

To open FlashPoint, expand Implement Design, right-click Generate Programming Data, and choose **Open Interactively**. FlashPoint allows you to generate the following programming files:

- IEEE 1532 files (*.bsd, *.isc)
- DirectC files (*.dat)
- Programming Data File (*.pdb)
- STAPL file (*.stp)
- Serial Vector Files (*.svf)

You must have completed your design to generate your programming (*.stp or STAPL) file.

SmartFusion2, IGLOO2, and RTG4 Programming

You do not have to open FlashPro or FlashPoint to program your SmartFusion2 device. All programming functionality is available from within the Design Flow window, including:

Programming Connectivity and Interface - Organizes your programmer(s) and devices.

<u>Programmer Settings</u> - Opens your programmer settings; use if you wish to program using settings other than default.



<u>Device I/O States During Programming</u> - Sets your device I/O states during programming; use if your design requires that you change the default I/O states.

<u>Security Policy Manager</u> - Enables you to set your Secured Programming Use Model, User Key Entry and Security Policies for your design.

Supported Families (Enhanced Constraint Flow)

Microsemi's Libero SoC software supports the following families of devices in Enhanced Constraint Flow:

- SmartFusion2
- IGLOO2
- RTG4

When we specify a family name, we refer to the device family and all its derivatives, unless otherwise specified. See the table below for a list of supported device families and their derivatives:

Device Family	Family Derivatives	Description
SmartFusion2	N/A	Address fundamental requirements for advanced security, high reliability and low power in critical industrial, military, aviation, communications and medical applications.
IGLOO2	N/A	Low-power mixed-signal programmable solution
RTG4	N/A	Microsemi's new family of radiation-tolerant FPGAs

Table 2 · Product Families and Derivatives

File Types in Libero SoC

When you create a new project in Libero SoC it automatically creates new directories and project files. Your project directory contains all of your local project files. When you <u>import</u> files from outside your current project, the files are <u>copied into your local project folder</u>.

The Project Manager enables you to manage your files as you import them. If you want to store and maintain your design source files and design constraint files in a central location outside the Project location, Libero gives you the option to link them to your Libero project folders when you first create your project. These linked files are not copied but rather linked to your project folder.

Depending on your project preferences and the version of Libero SoC you installed, the software creates directories for your project.

The top level directory (<project_name>) contains your *.prjx file; only one *.prjx file is enabled for each Libero SoC project. If you associate Libero SoC as the default program with the *.prjx file (Project > Preferences > Startup > Check the default file association (.prjx) at startup), you can double-click the *.prjx file to open the project with Libero SoC.

component directory - Stores your SmartDesign components (SDB and CXF files) and the *_manifest.txt file for each design components in your Libero SoC project. Refer to the *_manifest.txt file if you want to run synthesis, simulation, and firmware development with your own point tools outside the Libero SoC environment. For each design component, Libero SoC generates a <component_name>_manifest.txt file which stores the file name and location of:

- HDL source files to be used for synthesis and simulations
- Stimulus files and configuration files for simulation
- Firmware files for software IDE tools
- Configuration files for programming
- · Configuration files for power analysis.



Refer to the SmartFusion2/IGLOO2 Custom Flow User Guide for details about how to run synthesis, simulation, firmware development, programming, and power analysis outside the Libero SoC environment.

constraint directory - All your constraint files (SDC timing constraint files, floorplanning PDC files, I/O PDC files, Netlist Attributes NDC files)

designer directory - ADB files (Microsemi Designer project files), *_ba.sdf, *_ba.v(hd), STP, PRB (for Silicon Explorer), TCL (used to run designer), impl.prj_des (local project file relative to revision), designer.log (logfile)

Note: The Microsemi ADB file memory requirement is equivalent to 2x the size of the ADB file. If your computer does not have 2x the size of your ADB file's memory available, please make memory available on your hard drive.

hdl directory - all hdl sources. *.vhd if VHDL, *.v and *.h if Verilog

simulation directory - meminit.dat, modelsim.ini files, *.bfm files and *.vec file, run.do file for simulation.

smartgen directory - GEN files and LOG files from generated cores

stimulus directory - BTIM, Verilog, and VHDL stimulus files

synthesis directory - *.edn, *_syn.prj (Synplify log file), *.psp (Precision project file), *.srr (Synplify logfile), precision.log (Precision logfile), *.tcl (used to run synthesis) and many other files generated by the tools (not managed by Libero SoC)

viewdraw directory - viewdraw.ini files

Internal Files

Libero SoC generates the following internal files. They may or may not be encrypted. They are for Libero SoC housekeeping and are not for users.

File	File Extension	Remarks
Routing Segmentation File	*.seg	
Combiner Info	*.cob	
Hierarchical Netlist	*.adl	
Flattened Netlist	*.afl	
Location file	*.loc	
map file	*.map	Fabric Programming File
tieoffs.txt	*.txt	RTG4 devices only

Software Tools - Libero SoC

The Libero SoC integrates design tools, streamlines your design flow, manages design and log files, and passes design data between tools.

For more information on Libero SoC tools, visit:

https://www.microsemi.com/products/fpga-soc/design-resources/design-software/libero-soc#overview

Function	Tool	Company
Project Manager, HDL Editor, Core Generation	Libero SoC	Microsemi SoC
Synthesis	Synplify [®] Pro ME	Synopsys
Simulation	ModelSim [®] ME	Mentor Graphics



Function	ΤοοΙ	Company
Timing/Constraints, Power Analysis, Netlist Viewer, Floorplanning, Package Editing, Place-and-Route, Debugging	Libero SoC	Microsemi SoC
Programming Software	FlashPro	Microsemi SoC
Programming Software	FlashPro Express	Microsemi SoC

Project Manager, HDL Editor targets the creation of HDL code. HDL Editor supports VHDL and Verilog with color, highlighting keywords for both HDL languages.

Synplify Pro ME from Synopsys is integrated as part of the design package, enabling designers to target HDL code to specific devices.

Microsemi SoC software package includes:

- ChipPlanner displays I/O and logic macros in your design for floorplanning
- Netlist Viewer design schematic viewer
- SmartPower power analysis tool
- SmartTime static timing analysis and constraints editor

ModelSim ME from Mentor Graphics enables source level verification so designers can verify HDL code line by line. Designers can perform simulation at all levels: behavioral (or pre-synthesis), structural (or post-synthesis), and back-annotated (post-layout), dynamic simulation. (ModelSim is supported in Libero Gold and Platinum only.)

Frequently Asked Questions - Libero SoC

The collection of Frequently Asked Questions is useful for anyone that is new to Libero SoC. All the information listed below is explained in detail in other sections of the help, but the information is summarized here for easy reference. Click any question to go to the corresponding explanation.

Libero SoC Frequently Asked Questions

- 1. How do I set my Multi-Pass place and route options?
- 2. <u>How do I set FlashPro security options?</u>
- 3. How do I instantiate my HDL in SmartDesign?
- 4. How do I add a bus interface to my HDL code and then add it to SmartDesign?
- 5. <u>I don't see any DirectCore IP's in the Catalog but I have both Libero IDE 9.1 and Libero SoC 10.0 installed.</u> Where are the DirectCore IP's?
- 6. How do I assign I/O/s in Libero SoC?
- 7. How do I make sure that my design is using the latest driver(s)?
- 8. How do I improve the timing of my design?
- 9. How do I manage clocks?
- 10. <u>How do I write a testbench?</u>

Firmware Cores Frequently Asked Questions

- 1. Where are the firmware files generated?
- 2. <u>Why are some firmware in italics?</u>
- 3. Why am I getting the following error on generation? "Error: 'Missing Core Definition': Core 'Actel:Firmware:MSS_SPI_Driver:2.0.101 ' is missing from the vault."?
- 4. <u>Why is my firmware view empty?</u>
- 5. Why are there multiple firmware instances of the same type?



Libero SoC Frequently Asked Questions

How do I set my Multi-Pass place and route options?

The steps to run Multi-Pass place and route vary depending on the device family.

For SmartFusion, IGLOO, ProAsic and Fusion: In the Design Flow window, expand **Implement Design**, right-click **Place and Route** and choose **Open Interactively**. Designer opens. Click **Layout** to open the Layout Options dialog box and choose **Use Multiple Pass**. Click the Configure button to open the Multi-Pass Configurator. Set your Multi-Pass Options. Once Layout is complete, save your ADB to retain your custom place and route options.

For SmartFusion2, IGLOO2, RTG4: In the Design Flow window, expand **Implement Design**, right-click **Place and Route** and choose **Configure Options**. When the Layout Options dialog box appears, check the **Use Multiple Passes** option and click **Configure**. When the Multi-Pass configuration dialog box appears, set your Multi-Pass options.

How do I set FlashPro security options?

In the Libero SoC Design Flow window, expand **Program Design**, right-click **Program Device** and choose **Open Interactively**. FlashPro opens and enables you to set/change your security options. See the FlashPro help for more information.

How do I instantiate my HDL in SmartDesign?

Import your HDL file into the Libero SoC (File > Import Files). After you do this, your HDL module appears in the Project Manager <u>Hierarchy</u>. Then, drag-and-drop it from the Hierarchy onto your SmartDesign Canvas.

How do I add a bus interface to my HDL code and then add it to SmartDesign?

If you want to add a bus interface to your HDL code and then add it to SmartDesign, see the <u>Adding or Modifying</u> <u>Bus Interfaces in SmartDesign topic.</u>

I don't see any DirectCore IP's in the Catalog but I have both Libero IDE 9.1 and Libero SoC 10.0 installed. Where are the DirectCore IP's?

Make sure the vault location is correct. Click the <u>Catalog</u> Options button to open the <u>Catalog Options</u> dialog box. Then check and, if necessary, update your vault location.

How do I assign I/O's in Libero SoC?

In the Design Flow window, expand **Implement Design**, then expand **Constrain Place and Route**. Right-click **Edit I/O Attributes** and choose **Open Interactively** to open the <u>I/O Attribute Editor</u>.

How do I make sure that my design is using the latest driver(s)?

In the Design Flow tab, expand **Create Design** and double-click **View/Configure Firmware Cores** to view the <u>DESIGN_FIRMWARE tab</u>. The Firmware table lists the compatible firmware and drivers based on the hardware peripherals that you have used in your design. Use the Version drop down menus to check for the latest firmware and firmware drivers.

How do I improve the timing of my design?

The SmartTime tool enables you to <u>set clock constraints</u>, <u>analyze timing</u>, identify critical paths, and find the minimum cycle time that does not result in a timing violation.

To improve the timing of your design:

- 1. <u>Run timing analysis</u> to identify timing violations.
- 2. <u>View the paths</u> with timing violations.
- 3. <u>Modify timing constraints</u> on the critical path(s) in order to meet your timing requirements.
- 4. Run Timing-Driven Place and Route.

For more information on improving timing, see the <u>Analysis and Optimization application notes</u>. The <u>Designing for</u> <u>Performance on Flash-Based FPGAs application note</u> is a good starting point.

How do I manage clocks?

<u>Specify clock constraints</u> in your design. See the sections on <u>explicit clocks</u>, <u>potential clocks</u> and <u>clock networks</u> for more information on clocks in Libero SoC.

How do I write a testbench?



You can write or edit a testbench manually using the <u>HDL editor</u>, or you can create a new HDL testbench and automatically populate it with all your design information with <u>Create New HDL Testbench</u> in Libero SoC. Create New HDL Testbench is in the Design Flow window under **Create Design**.

Testbench file are generated automatically when you <u>generate a SmartDesign</u>. You can find them in your Files window in Libero SoC (**View > Window > Files**).

Firmware Cores Frequently Asked Questions

Where are the firmware files generated?

The firmware files are generated to the firmware working directory <project>\firmware. Your software IDE workspace is generated to <project>\<software IDE tool chain>.

Why are some firmware in italics?

This indicates the firmware is in the IP repository but not in your local IP vault. You must download it to your local IP vault so that the Libero SoC will generate the firmware files.

Why am I getting the following error on generation? "Error: 'Missing Core Definition': Core

'Actel:Firmware:MSS_SPI_Driver:2.0.101' is missing from the vault."?

This happens when a firmware that is in your design but the VLNV definition could not be found in your IP vault. This can happen if you:

- · Changed your vault settings to point to another vault
- · Opened a project that was created on another machine

Why is my firmware view empty?

Check that you are pointing to the proper firmware repository:

www.actel-ip.com/repositories/Firmware

Check with your network administrator to make sure you can communicate with Microsemi's IP repository URL.

Why are there multiple firmware instances of the same type?

Some firmware cores have configurable options, and in certain cases you will have two peripherals of the same firmware VLNV. In this situation, you may want to configure each peripheral driver separately.

Software IDE Integration

Libero SoC simplifies the task of transitioning between designing your FPGA to developing your embedded firmware.

Libero SoC manages the firmware for your FPGA hardware design, including:

- Firmware hardware abstraction layers required for your processor
- Firmware drivers for the processor peripherals that you use in your FPGA design.
- Sample application projects are available for drivers that illustrate the proper usage of the APIs

You can see which firmware drivers Libero SoC has found to be compatible with your design by opening the <u>Firmware View</u>. From this view, you can change the configuration of your firmware, change to a different version, read driver documentation, and generate any sample projects for each driver.

Libero SoC manages the integration of your firmware with your preferred Software Development Environment, including SoftConsole, Keil, and IAR Embedded Workbench. The projects and workspaces for your selected development environment are automatically generated with the proper settings and flags so that you can immediately begin writing your application.

See Also

Exporting Firmware and the Software IDE Workspace Running Libero SoC from your Software Tool Chain View/Configure Firmware Cores



Create Design

System Builder

System Builder is a graphical design wizard that enables you to enter high-level design specifications for SmartFusion2 or IGLOO2.

System Builder takes you through the following steps:

- · Asks basic questions about your system architecture and peripherals
- Builds a correct-by-design complete system

System Builder automatically configures the silicon features you select. To complete the design, add your custom logic or IP and connect them to your System Builder-generated design.

See the <u>SmartFusion2 System Builder documentation</u> or the <u>IGLOO2 System Builder documentation</u> for a complete family-specific explanation of the tool.

Using the SmartFusion MSS in your Design

Instantiate a SmartFusion MSS in your Design

You can configure peripherals within the SmartFusion MSS, such as the ARM® Cortex[™]-M3, embedded nonvolatile memory (eNVM), Ethernet MAC, timer, UART, and SPI to suit your needs. The MSS operates standalone without any dependencies on other logic within the device; however, designs that require functionality beyond a standalone MSS are handled by using SmartDesign to add user logic in the SmartFusion FPGA fabric.

You can instantiate a Microcontroller Subsystem into your design from the New Project Creation Wizard when you start a new SmartFusion project, or from the Design Flow window after you have created a new project.

To instantiate a SmartFusion MSS from the New Project Creation Wizard you must enable **Use Design Tool** (under **Design Templates and Creators**) and click to select **SmartFusion Microcontroller Subsystem (MSS**) from the list.

If you opted not to use a Design Tool when you created your project, in the Design Flow window expand **Create Design** and double-click **Configure MSS**. This opens the **Add Microcontroller Subsystem** dialog box. Enter your **Design Name** and click **OK** to continue. A SmartDesign Canvas appears with the MSS added to your project; double-click the MSS to view and <u>configure MSS</u> components.

Configure the SmartFusion MSS

Documents for specific SmartFusion MSS peripherals are available on the Peripheral Documents web page.

The SmartFusion Microcontroller Subsystem (MSS) Configurator (as shown in the figure below) contains the elements listed below. Double-click any element in the MSS to configure it; click the checkbox (if available) to enable or disable it in your design.

MSS ARM® Cortex[™]-M3

Peripherals

- ACE Configuration
- ACE Simulation
- AHB Bus Matrix Configuration
- Clock Configuration
- Configurator Overview
- Embedded FlashROM (eFROM) Configuration
- Embedded Nonvolatile Memory (eNVM) Configuration
- Ethernet MAC Configuration



- External Memory Controller (EMC) Configuration
- Firmware
- GPIO Configuration
- I2C Configuration
- Interrupt Management
- I/O Configuration
- I/O Editor
- Peripheral DMA Configuration
- Real Time Counter (RTC) Configuration
- Reset Management Configuration
- SPI Configuration
- Timer Configuration
- UART Configuration
- Watchdog Configuration

Fabric

Dedicated Fabric Clock Conditioning Circuit with PLL Integration

Interfaces

- How to Create a MSS and Fabric AMBA AHBLite Design (MSS Master Mode)
- How to Create a MSS and Fabric AMBA APB3 Design (MSS Master Mode)
- How to Create a MSS and Fabric AMBA AHBLite/APB3 Design (MSS Master Mode)

SmartFusion SmartDesign Documents

- SmartDesign MSS Canvas
- SmartDesign MSS Simulation
- SmartDesign MSS Running the MSS Configurator in your Software Tool Chain






Figure 3 · SmartFusion MSS

Generate SmartFusion MSS Files

See the MSS Configurator help for more information on generating SmartFusion MSS files.

Click the **Generate Component** button to create your SmartFusion MSS files.

The MSS Configurator generates the following files:

- HDL files for the MSS design and its sub-components: MSS CCC, etc. HDL files are automatically managed by the Libero SoC and passed to the Synthesis and Simulation point tools.
- EFC File. MSS hardware configuration that is loaded into eNVM. FlashPro automatically detects this file and includes it in your final programming file.
- UFC file. Contains your Embedded FlashROM configuration and data. FlashPro automatically detects this file and includes it in your final programming file.
- Firmware drivers and memory maps are exported into the <project>\firmware\ directory Libero SoC
 automatically generates a Software IDE project that includes your Firmware drivers. If you are not using a
 software project automatically created by Libero, you can import this directory into your Software IDE
 project.
- Testbench HDL and BFM script for the MSS design: These files are managed by Libero SoC and automatically passed to the Simulation point tool.
- PDC files for the MSS and the top-level design: These files are managed by Libero SoC and automatically integrated during Compile and Layout.



Using the SmartFusion2 MSS in your Design

Instantiate a SmartFusion2 MSS in your Design

You can configure peripherals within the SmartFusion2 MSS, such as the ARM® Cortex[™]-M3, embedded nonvolatile memory (eNVM), Ethernet MAC, timer, UART, and SPI to suit your needs. The MSS operates standalone without any dependencies on other logic within the device; however, designs that require functionality beyond a standalone MSS are handled by using SmartDesign to add user logic in the SmartFusion2 FPGA fabric.

You can instantiate a Microcontroller Subsystem into your design from the New Project Creation Wizard when you start a new SmartFusion2 project, or from the Design Flow window after you have created a new project.

To instantiate a SmartFusion2 MSS from the New Project Creation Wizard you must enable **Use Design Tool** (under **Design Templates and Creators**) and click to select **SmartFusion2 Microcontroller Subsystem (MSS**) from the list.

If you opted not to use a Design Tool when you created your project, in the Design Flow window expand **Create Design** and double-click **Configure MSS**. This opens the **Add Microcontroller Subsystem** dialog box. Enter your **Design Name** and click **OK** to continue. A SmartDesign Canvas appears with the MSS added to your project; double-click the MSS to view and <u>configure MSS</u> components.

Configure the SmartFusion2 MSS

Documents for specific SmartFusion2 MSS peripherals are available on the <u>Peripheral Documents web page</u>. The SmartFusion2 Microcontroller Subsystem (MSS) Configurator (as shown in the figure below) contains the elements listed below. Double-click any element in the MSS to configure it; click the checkbox (if available) to enable or disable it in your design.

MSS ARM® Cortex[™]-M3

Peripherals

- MSS CAN
- MSS Peripheral DMA (PDMA)
- MSS GPIO
- MSS I2C
- MSS Ethernet MAC
- MSS DDR Controller (MDDR)
- MSS MMUART
- MSS Real Time Counter (RTC)
- MSS Embedded Nonvolatile Memory (eNVM)
- MSS SPI
- MSS USB
- MSS Watchdog Timer

Fabric Interfaces

• MSS Fabric Interface Controllers (FICs)

Additional Information

- MSS Cache Controller
- MSS DDR Bridge Controller
- MSS AHB Bus Matrix
- MSS Clocks Configurator (MSS CCC)
- MSS Interrupts Controller
- MSS Reset Controller
- MSS SECDED Configurator
- MSS Security Configurator

The MSS generates a component that is instantiated into your top-level design.






Figure 4 · Microcontroller Subsystem Configurator

Generate SmartFusion2 MSS Files

See the MSS Configurator help for more information on generating SmartFusion2 MSS files.

Click the **Generate Component** button ¹/₂ to create your SmartFusion2 MSS files.

The MSS Configurator generates the following files:

- HDL files for the MSS components, including timing shells for synthesis HDL files are automatically managed by the Libero SoC and passed to the Synthesis and Simulation tools.
- EFC File: Contains your eNVM client data The EFC content is included in your final programming file.
- Firmware drivers and memory maps are exported into the <project>\firmware\ directory Libero SoC
 automatically generates a Software IDE project that includes your Firmware drivers. If you are not using a
 software project automatically created by Libero, you can import this directory into your Software IDE
 project.
- Testbench HDL and BFM script for the MSS design: These files are managed by Libero SoC and automatically passed to the Simulation tool.
- PDC files for the MSS and the top-level design: These files are managed by Libero SoC and automatically integrated during Compile and Layout.

Create with SmartDesign

About SmartDesign

SmartDesign is a visual block-based design creation tool for instantiation, configuration and connection of Microsemi IP, user-generated IP, custom/glue-logic HDL modules. The final result is a design-rule-checked and automatically abstracted synthesis-ready HDL file. A generated SmartDesign can be the entire FPGA design or a component subsystem of a larger design.



Instantiate IP cores, macros and HDL modules by dragging them from the <u>Catalog</u> onto the <u>Canvas</u>, where they are viewed as blocks in a functional block diagram. From the Canvas you can:

- Configure your blocks
- Make connections between your blocks
- Run Design-Rule-Checks (DRCs) before component generation
- Generate your SmartDesign Component This step generates the HDL and testbench files required to proceed with Synthesis and Simulation.

SmartDesign supports all Microsemi SoC product families.

SmartDesign Design Flow

SmartDesign enables you to stitch together design blocks of different types (HDL, IP, etc.) and generate a toplevel design. The Files tab lists your SmartDesign files in alphabetical order.

You can build your design using SmartDesign with the following steps:

Step One – Instantiating components: In this step you <u>add one or more building blocks</u>, HDL modules, components, and schematic modules from the project manager to your design. The components can be blocks, cores generated from the <u>core Catalog</u>, and IP cores.

Step Two – Connecting bus interfaces: In this step, you can <u>add connectivity via standard bus interfaces</u> to your design. This step is optional and can be skipped if you prefer manual connections. Components generated from the <u>Catalog</u> may include pre-defined interfaces that allow for <u>automatic connectivity</u> and design rule checking when used in a design.

Step Three – Connecting instances: The <u>Canvas</u> enables you to create manual connections between ports of the instances in your design. Unused ports can be <u>tied off</u> to GND or VCC (disabled); input buses can be <u>tied to a</u> <u>constant</u>, and you can leave an output open by <u>marking it as unused</u>.

Step Four – Generating the SmartDesign component: In this step, you generate a top-level (Top) component and its corresponding HDL file. This component can be used by downstream processes, such as synthesis and simulation, or you can add your SmartDesign HDL into another SmartDesign.

When you generate your SmartDesign the <u>Design Rules Check</u> verifies the connectivity of your design; this feature adds information to your report; design errors and warnings are organized by type and message and displayed in your Datasheet / Report.

You can save your SmartDesign at any time.

Using Existing Projects with SmartDesign

You can use existing Libero SoC projects with available building blocks in the project to assemble a new SmartDesign design component. You do not have to migrate existing top-level designs to SmartDesign and there is no automatic conversion of the existing design blocks to the SmartDesign format.

SmartDesign Frequently Asked Questions

The collection of SmartDesign Frequently Asked Questions are useful for anyone that is new to SmartDesign. All the information listed below is explained in detail in other sections of the help, but the information is summarized here for easy reference. Click any question to go to the corresponding explanation.

General Questions

- 1. What is SmartDesign?
- 2. How do I create my first SmartDesign?

Instantiating into your SmartDesign

- 1. Where is the list of cores that I can instantiate into my SmartDesign?
- 2. How do I instantiate cores into my SmartDesign?
- 3. I have a block that I wrote in VHDL (or Verilog), can I use that in my SmartDesign?



4. <u>My HDL module has Verilog parameters or VHDL generics declared; how can I configure those in</u> <u>SmartDesign?</u>

Working in SmartDesign

- 1. <u>How do I make connections?</u>
- 2. <u>Auto Connect didn't connect everything for me; how do I make manual connections?</u>
- 3. How do I connect a pin to the top level?
- 4. Oops, I just made a connection mistake. How do I disconnect two pins?
- 5. I need to apply some simple 'glue' logic between my cores. How do I do that?
- 6. My logic is a bit more complex than inversion and tie offs what else can I do?
- 7. How do I create a new top level port for my design?
- 8. How do I rename one of my instances?
- 9. How do I rename my top level port?
- 10. How do I rename my group pins?
- 11. I need to reconfigure one of my Cores, can I just double click the instance?
- 12. I want more Canvas space to work with!

Working with Processor-Based Designs in SmartDesign

- 1. How do I connect my peripherals to the bus?
- 2. How do I view the Memory Map of my design?
- 3. How do I simulate my processor design?
- 4. I have my own HDL block that I want to connect as a peripheral on the AMBA bus. How can I do that?
- 5. How do I generate the firmware drivers for my design?
- 6. How do I start writing my application code for my design?

VHDL Construct Support in SmartDesign

- 1. What are VHDL Special Types in Libero?
- 2. How can I import files with VHDL Special Types into SmartDesign?
- 3. What is the purpose of the mapping file?
- 4. <u>Where is the mapping file meta.out be generated?</u>
- 5. What VHDL constructs are not generated automatically?
- 6. What do I do about the constructs that are not generated automatically?
- 7. What is the meta.out file format?

Making your Design Look Nice

- 1. Can the tool automatically place my instances on the Canvas to make it look nice?
- 2. My design has a lot of connections, and the nets are making my design hard to read. What do I do?
- 3. My instance has too many pins on it, how can I minimize that?
- 4. <u>Oops, I missed one pin that needs to be part of that group? How do I add a pin after I already have the group?</u>
- 5. I have a pin that I don't want inside the group, how do I remove it?
- 6. How can I better see my design on the Canvas?

Generating your Design

- 1. Ok, I'm done connecting my design, how do I 'finish' it so that I can proceed to synthesis?
- 2. I get a message saying it's unable to generate my SmartDesign due to errors, what do I do? What is the Design Rules Check?
- 3. How do I generate my firmware?



General Questions

• What is SmartDesign?

<u>SmartDesign</u> is a design entry tool. It's the first tool in the industry that can be used for designing System on a Chip designs, custom FPGA designs or a mixture of both types in the same design. A SmartDesign can be the entire FPGA design, part of a larger SmartDesign, or a user created IP that can be stored and reused multiple times. It's a simple, intuitive tool with powerful features that enables you to work at the abstraction level at which you are most comfortable.

It can connect blocks together from a variety of sources, verify your design for errors, manage your memory map, and generate all the necessary files to allow you to simulate, synthesize, and compile your design.

How do I create my first SmartDesign?

In the Libero SoC Project Manager Design Flow window, under Create Design, double-click **Create SmartDesign**.

Instantiating Into Your SmartDesign

• Where is the list of Cores that I can instantiate into my SmartDesign?

The list of available cores is displayed in the <u>Catalog</u>. This catalog contains all DirectCore IP, Design Block cores, and macros.

How do I instantiate cores into my SmartDesign?

Drag and drop the core from the <u>Catalog</u> onto your SmartDesign <u>Canvas</u>. An instance of your Core appears on the Canvas; double-click to configure it.

• I have a block that I wrote in VHDL (or Verilog), can I use that in my SmartDesign?

Yes! Import your HDL file into the Project Manager (File > Import Files). After you do this, your HDL module will appear in the Project Manager <u>Hierarchy</u>. Then, drag-and-drop it from the Hierarchy onto your SmartDesign Canvas.

• My HDL module has Verilog parameters or VHDL generics declared, how can I configure those in SmartDesign?

If your HDL module contains configurable parameters, you must create a 'core' from your HDL before using it in SmartDesign. Once your HDL module is in the Project Manager Design Hierarchy, right-click it and choose **Create Core from HDL**. You will then be allowed to add bus interfaces to your module if necessary. Once this is complete, you can drag your new HDL+ into the SmartDesign Canvas and configure your parameters by double-clicking it.

Working in SmartDesign

- How do I make connections?
 - Let SmartDesign do it for you. Right-click the Canvas and choose Auto Connect.
- Auto Connect didn't connect everything for me, how do I make manual connections?

Enter **Connection Mode** and click and drag from one pin to another. Click the Connection Mode button in the Canvas to enter Connection Mode.

Alternatively:

- 1. Select the pins you want connected by using the mouse and the CTRL key.
- 2. Right-click one of the selected pins and choose **Connect**.
- How do I connect a pin to the top level?

Right-click the pin and choose **Promote to Top Level**. You can even do this for multiple pins at a time, just select all the pins you want to promote, right-click one of the pins and choose **Promote to Top Level**. All your selected pins will be promoted to the top level.

• Oops, I just made a connection mistake. How do I disconnect two pins?

Use CTRL+Z to undo your last action. If you want to undo your 'undo', hit redo (CTRL+Y).

To disconnect pins you can:

- Right-click the pin you want to disconnect and choose Disconnect
- Select the net and hit the delete key



• I need to apply some simple 'glue' logic between my cores. How do I do that?

For basic inversion of pins, you can right-click a pin and choose **Invert**. An inverter will be placed at this pin when the design is generated. You can also right-click a pin and choose Tie Low or Tie High if you want to connect the pin to either GND or VCC.

To tie an input bus to a constant, right-click the bus and choose **Tie to Constant**. To mark an output pin as unused, right-click the pin and choose **Mark as Unused**.

To clear these, just right-click on the pin again and choose Clear Attribute.

• My logic is a bit more complex than inversion and tie offs - what else can I do?

You have full access to the library macros, including AND, OR, and XOR logic functions. These are located in the <u>Catalog</u>, listed under Macro Library. Drag the logic function you want onto your SmartDesign Canvas.

• How do I create a new top level port for my design?

Click the Add Port button in the Canvas toolbar

• How do I rename one of my instances?

Double-click the instance name on the Canvas and it will become editable. The instance name is located directly above the instance on the Canvas.

• How do I rename my top level port?

Right-click the port you want to rename and choose Modify Port.

How do I rename my group pins?

Right-click the group pin you want to rename and choose Rename Group.

• I need to reconfigure one of my Cores, can I just double-click the instance?

Yes.

• I want more Canvas space to work with!

Maximize your workspace (CTRL-W), and your Canvas will maximize within the Project Manager. Press CTRL-W again if you need to see your Hierarchy or Catalog.

Working with Processor-Based Designs in SmartDesign

• How do I connect my peripherals to the bus?

Click **Auto Connect** and it will help you build your bus structure based on the processor and peripherals that you have instantiated.

But I need my peripheral at a specific address or slot.

Right-click the Canvas and choose **Modify Memory Map** to invoke the Modify Memory Map dialog that enables you to set a peripheral to a specific address on the bus.

The bus core will show the slot numbers on the bus interface pins. These slot numbers correspond to a memory address on the bus.

Verify that your peripheral is mapped to the right bus address by viewing your design's Memory Map.

• How do I view the Memory Map of my design?

Generate your project and open datasheet in the Report View.

The memory map section will also show the memory details of each peripheral, including any memory mapped registers.

How do I simulate my processor design?

SmartDesign automatically generates the necessary Bus Functional Model (BFM) scripts required to simulate your processor based design. A top level testbench for your SmartDesign is generated automatically as well.

Create your processor design, generate it, and you will be able to simulate it in ModelSim.

 I have my own HDL block that I want to connect as a peripheral on the AMBA bus. How can I do that?

SmartDesign supports automatic creation of data driven configurators based on HDL generics/parameters. If your block has all the necessary signals to interface with the AMBA bus protocol (ex: address, data, control signals):



- 1. Right-click your custom HDL block and choose **Create Core from HDL**. The Libero SoC creates your core and asks if you want to add bus interfaces.
- 2. Click **Yes** to open the Edit Core Definition dialog box and add bus interfaces. Add the bus interfaces as necessary.
- 3. Click **OK** to continue.

Now your instance has a proper AMBA bus interface on it. You can manually connect it to the bus or let Auto Connect find a compatible connection.

• How do I generate the firmware drivers for my design?

SmartDesign automatically finds all the compatible firmware drivers based on your peripherals and processor. You can view the list of firmware drivers that the design found by going to the design flow and choosing <u>View/Configure Firmware Cores</u>.

How do I start writing my application code for my design?

Libero SoC simplifies the embedded development process by automatically creating the workspace and project files for the Software IDE that you specify in the Tools profile.

Once you have generated your design, the firmware and workspace files will automatically be created. Click **Write Application Code** in the Design Flow tab and the Software IDE tool will open your design's workspace files.

VHDL Construct Support in SmartDesign

What VHDL constructs do you support?

VHDL types Record, Array, Array of Arrays, Integer and Unsigned are supported on entity ports of imported VHDL files - these are treated as special types in Libero.

How can I import files with VHDL Special Types into SmartDesign?

To work with a VHDL file with Special Types you must:

- 1. Drag and drop the entity into SmartDesign and connect it just as you would with any other SmartDesign instance.
- Generate the Mapping File (meta.out): Navigate to the Design Hierarchy view, under the current SmartDesign. Right-click every VHDL file or every top hierarchical file and choose Create Mapping File (VHDL).
- 3. Generate the SmartDesign
- 4. Continue with the Libero SoC Design Flow steps (Synthesis, Simulation, etc.)

If you do not generate the Mapping File, and try to Generate your SmartDesign, you will see the following error in the log window:

Error: Select the HDL file in the Design Hierarchy and right-click the HDL file and choose Create Mapping File(VHDL) because at least one entity port is of type Array or Record.

The above is reported only if the entity port is of type Record, Array, Array of Array, or Unsigned.

• What is the purpose of the mapping file?

The mapping file contains the mapping information between the SmartDesign ports and original userspecified data types of ports in design files, and is used for type casting of signals during design generation.

- Where will the mapping file meta.out be generated?
- The file is generated in your \$project_dir/hdl folder. This file will be used to during SmartDesign generation.

• What are the VHDL special types that are not generated automatically?

The following types are not automatically generated from the right-click menu option **Create Mapping File(VHDL)**:

- Array of array is not supported
- Array of record is not supported
- Enum in range of array is not supported.
- Constants are not supported.
- Buffer output ports are not supported



• What do I do if I am using VHDL types that are not generated automatically?

You must manually write the mapping information in the meta.out file for unsupported types (types which are not generated automatically) in the prescribed format. Click the link to see an example.

- Integer
- Unsigned
- Array and Array of Arrays
- Record
- What is the meta.out file format?

See the meta.out file format topic for more information.

Making your Design Look Nice

- Can the tool automatically place my instances on the Canvas to make it look nice? Yes. Right-click the Canvas white space and choose Auto Arrange Instances.
- My design has a lot of connections, and the nets are making my design hard to read. What do I do? You can disable the display of the nets in the menu bar (RMC > Hide Nets). This automatically hides all the nets in your design.

You can still see how pins are connected by selecting a connected pin, the net will automatically be visible again.

You can also selectively show certain nets, so that they are always displayed, just right click on a connected pin and choose **Show Net**.

• My instance has too many pins on it; how can I minimize that?

<u>Try grouping functional or unused pins together</u>. For example, on the CoreInterrupt there are 8 FIQSource* and 32 IRQSource* pins, group these together since they are similar in functionality.

To group pins: Select all the pins you want to group, then right-click one of the pins and choose **Add pins to** group.

If a pin is in a group, you are still able to use it and form connections with it. Expand the group to gain access to the pin.

• Oops, I missed one pin that needs to be part of that group? How do I add a pin after I already have the group?

Select the pin you want to add and the group pin, right-click and choose Add pins to <name> group.

• I have a pin that I don't want inside the group, how do I remove it?

Right-click the pin and choose Ungroup selected pins.

• How can I better see my design on the Canvas?

There are zoom icons in the Canvas toolbar. Use them to Zoom in, Zoom out, Zoom to fit, and Zoom selection. You can also maximize your workspace with CTRL-W.

Generating your Design

- Ok, I'm done connecting my design, how do I 'finish' it so that I can proceed to synthesis? In the Canvas toolbar, click the Generate Project icon.
- I get a message saying it's unable to generate my SmartDesign due to errors, what do I do? What is the Design Rules Check?

The Design Rules Check is included in your Report View. It lists all the errors and warnings in your design, including unconnected input pins, required pin connections, configuration incompatibilities between cores, etc.

Errors are shown with a small red stop sign and must be corrected before you can generate; warnings may be ignored.

• What does this error mean? How do I fix it?

Review the <u>Design Rules Check topic</u> for an explanation of errors in the Design Rules Check and steps to resolve them.



• How do I generate my firmware?

In the Design Flow window, expand Handoff Design for Firmware Development and double-click Configure Firmware Cores and Export Firmware.



Getting Started with SmartDesign

Creating a New SmartDesign Component

1. From the File menu, choose New > SmartDesign or in the Design Flow window double-click Create SmartDesign. The Create New SmartDesign dialog box opens (see figure below).

Create New SmartDesign		? 🛛
Name:		
1		
Help	OK	Cancel

Figure 5 · Create New SmartDesign Dialog Box

 Enter a component name and click **OK**. The component appears in the <u>Hierarchy</u> tab of the Design Explorer. Also, the main window displays the design <u>Canvas</u>.

Note: The component name must be unique in your project.

Opening an Existing SmartDesign Component

To open an existing component do one of the following:

Click the **Design Hierarchy** tab and double-click the component you want to open.

The main window displays the SmartDesign Canvas for the SmartDesign component.

Saving/Closing a SmartDesign Component

To save the current SmartDesign design component, from the **File** menu, choose **Save** <component_name>. Saving a SmartDesign component only saves the current state of the design; to generate the HDL for the design refer to <u>Generating a SmartDesign component</u>.

To close the current SmartDesign component without saving, from the **File** menu, choose **Close**. Select **NO** when prompted to save.

To save the active SmartDesign component with a different name use Save As. From the **File** menu choose **Save SD_<filename> As**. Enter a new name for your component and click **OK**.

Generating a SmartDesign Component

Before your SmartDesign component can be used by downstream processes, such as synthesis and simulation, you must generate it.



Click the Generate button to generate a SmartDesign component.

This will generate a HDL file in the directory <libero_project>/components/<library>/<yourdesign>.

Note: The generated HDL file will be deleted when your SmartDesign design is modified and saved to ensure synchronization between your SmartDesign component and its generated HDL file.

Generating a SmartDesign component may fail if there are any <u>DRC errors</u>. DRC errors must be corrected before you generate your SmartDesign design.



If the ports of a sub-design have changed, then the parent SmartDesign component will be annotated with the icon 8 in the Design Hierarchy tab of the Design Explorer.

Generating a Datasheet (SmartFusion, IGLOOe, ProASIC3L, ProASIC3E, Fusion)

If your SmartDesign is the root design in your project, then a <u>Memory Map / Datasheet</u> that contains your design information is produced.

Generating Firmware and Software IDE Workspace (SmartFusion, IGLOOe, ProASIC3L, ProASIC3E, Fusion)

If your SmartDesign is the root design in your project, then any compatible firmware drivers for your peripherals are generated to <project>/firmware.

The datasheet provides all the specifics of the generated firmware drivers.

Importing a SmartDesign Component

From the File menu, choose Import and select the CXF file type.

Importing an existing SmartDesign component into a SmartDesign project will not automatically import the subcomponents of that imported SmartDesign component.

You must import each sub-component separately.

After importing the sub-components, you must open the SmartDesign component and <u>replace</u> each subcomponent so that it references the correct component in your project.

Deleting a SmartDesign Component from the Libero SoC Project

To delete a SmartDesign component from the project:

- 1. In the **Design Hierarchy** tab, select the SmartDesign component that you want to delete.
- 2. Right-click the component name and select **Delete from Project** or **Delete from Disk and Project**, or click the **Delete** key to delete from project.

Generating a Memory Map

Generate Memory Map generates a Memory Address Map for subsystems which can be accessed by the Cortex-M3 Processor or Fabric Masters in your design. It also contains Register Address Mapping of the SYSTEM REGISTER (SYSREG). The Memory Map Information is in XML format and put in the <design_name>_DataSheet.xml file in the Reports panel under the Generate Memory Map node.



	Memory Map: MDDR_top	
	Project Settings	
FA11.		
FAM:	SmartFusion2	
Die:	M2S090TS 676 FBGA	
Package:		
Speed Grade:	-1 12	
Voltage: HDL:	1.2 Verilog	
Project Description		
	G/Lib117SP1.1_Media/Testcase/MDDR/mddr_sim/component/work/MDDR_top	
State (Time):	GENERATED (Wed Jul 06 10:18:01 2016)	
	Table of Contents	
Memory Map		
	Memory Map	
The project contain	ns the following subsystems:	

The design's memory map is determined by the connections made to the bus component. A bus component is divided into multiple slots for slave peripherals or instances to plug into. Each slot represents a different address location and range to the Master of the bus component.

Refer to this memory map for address locations if you want to access the subsystems/components from the MSS or from Fabric Masters.

CM3 Subsystem

Master(s) on this bus:

- CM3
- FABRIC2MSSFIC2

	Address Range
DDR 0 SPACE 3	0xD0000000 - 0xDFFFFFFF
DDR 0 SPACE 2	0xC0000000 - 0xCFFFFFFF
DDR 0 SPACE 1	0xB0000000 - 0xBFFFFFFF
DDR 0 SPACE 0	0xA0000000 - 0xAFFFFFFF
AHB2ENVM1 REGISTERS	0x600C0000 - 0x600FFFFF
AHB2ENVMO REGISTERS	0x60080000 - 0x600BFFFF
ENTIRE ENVM	0x60000000 - 0x6007FFFF
CACHE BACKDOOR	0x40400000 - 0x4040FFFF
SYSREG : RegisterMap	0x40038000 - 0x40038FFF
CEGM	0x40020800 - 0x40020FFF
COMBLK	0x40016000 - 0x40016FFF
HDMA	0x40014000 - 0x40014FFF
H2FINTERRUPT	0x40006000 - 0x40006FFF



If your design contains standard Bus Instances such as the DirectCore AMBA bus cores, CoreAPB or CoreAHB, you can view the Memory Map Configuration of your design in the Report View. To do so, generate your top level design and click the Reports button in the toolbar.

The design's memory map is determined by the connections made to the bus component. A bus component is divided into multiple slots for slave peripherals or instances to plug into. Each slot represents a different address location and range to the Master of the bus component.

The datasheet reports the memory map of the different subsystems of your design, where a subsystem is any independent bus structure with a Master and Slave peripheral attached.

Connecting peripherals to busses can be accomplished using the normal SmartDesign connectivity options:

- Auto-Connect the system creates a bus structure based on the peripherals that you have instantiated and finds compatible bus interfaces and connects them together
- <u>The Modify Memory Map dialog box</u>
- Canvas Make connections between your blocks.

Your application and design requirements dictate which address location (or slots) is most suitable for your bus peripherals. For example, the memory controller should be connected to Slot0 of the CoreAHB bus because on Reset, the processor will begin code execution from the bottom of the memory map.

An example of the datasheet is shown in the figure below.

	Memory Map: MDDR_top	
	Project Settings	
FAM:	SmartFusion2	
Die:	M2S090TS	
Package:	676 FBGA	
Speed Grade:	-1	
Voltage:	1.2	
HDL:	Verilog	
Project Description	on:	
Location:	G:/Lib117SP1.1_Media/Testcase/MDDR/mddr_sim/component/work/MDDR_top	
State (Time):	GENERATED (Wed Jul 06 10:18:01 2016)	
	Table of Contents	
lemory Map		
	Memory Map	
he project contain	ns the following subsystems:	
CM3		

Figure 6 · Example Memory Map

Modify Memory Map Dialog Box

The Modify Memory Map dialog box (shown in the figure below) enables you to connect peripherals to buses via a drop-down menu. To open the dialog box, right-click the bus instance and choose **Modify Memory Map**.

This dialog box simplifies connecting peripherals to specific base addresses on the bus. The dialog box shows all the busses in the design; select a bus in the left pane to assign or view the peripherals on a bus. Busses that are bridged to other busses are shown beneath the bus in the hierarchy.



SD Modify Memory	Map		×
Select Bus to View or Assign Peripheral(s)	4	Assign peripherals to addresses on b	us:
CoreAHB_0 CoreAPB 0	Address	Peripheral	^
COREMPD_0	0×00000000	CORE10100_AHBAPB_0:APBsla 🗸	
	0×01000000		=
	0x02000000		
	0×03000000		
	0×04000000		
	0×05000000		
	0×06000000		
	0×07000000		~
Help		OK Cancel	

Figure 7 · Modify Memory Map Dialog Box

Click the Peripheral drop-down menu to select the peripheral you wish to assign to each address. To remove (unassign) a peripheral from an address, click the drop-down and select the empty element.

Click OK to create the connections between the busses and peripherals in the design.

Canvas View

Canvas Overview

The SmartDesign Canvas is like a whiteboard where functional blocks from various sources can be assembled and connected; interconnections between the blocks represent nets and busses in your design.

You can use the Canvas to manage connections, set attributes, add or remove components, etc. The Canvas displays all the pins for each instance (as shown in the figure below).

The Canvas enables you to drag a component from the <u>Design Hierarchy</u> or a core from the <u>Catalog</u> and add an instance of that component or core in the design. Some blocks (such as Basic Blocks) must be configured and generated before they are added to your Canvas. When you add/generate a new component it is automatically added to your Design Hierarchy.

To connect two pins on the Canvas, click the **Connection Mode button** to enable it and click and drag between the two pins you want to connect. The Connection Mode button is disabled if you attempt to illegally connect two pins.

Click the **Maximize Work Area button** to hide the other windows and show more of the Canvas. Click the button again to return the work area to the original size.

The Canvas displays bus pins with a + sign (click to expand the list) or - (click to hide list). If you add a slice on a bus the Canvas adds a + to the bus pin.

Components can be <u>reconfigured</u> any time by double-clicking the instance on the Canvas. You can also <u>add bus</u> <u>interfaces to instances</u> using this view. In the Canvas view, you can <u>add graphic objects and text</u> to your design.

Inputs and bi-directional pins are shown on the left of components, and output pins are shown on the right.






Figure 8 · SmartDesign Canvas

See Also

Canvas Icons

Displaying Connections on the Canvas

The Canvas shows the instances and pins in your design (as shown in the figure below). Right-click the Canvas and choose Show Net Names to display nets.




Figure 9 · Components in SmartDesign

The net names are shown in the Canvas.

Pin and Attribute Icons

Unconnected pins that do not require a connection are gray.

Unconnected pins that have a default tie-off are pale green.

Connected pins are green.

Right-click a pin to assign an attribute.

Pins assigned attributes are shown with an icon, as shown in the table below.



Table 3 ·	Pin	Attribute	Icons
		/ till ibuic	100113

Attribute	Icon
Tie Low	
Tie High	↑
Invert	
Mark as Unused	X
Tie to Constant	k

See the <u>Canvas Icons reference page</u> for definitions for each element on the Canvas.

Each connection made using a <u>bus interface</u> is shown in a separate connection known as a bus-interface net. Move the mouse over a bus interface to display its details (as shown below).

Name:	Name: AHBmslave1			
Role:	mirroredSlave			
State:	Connected			
Pin Map				
Forma	I	Actual		
HADDR		HADDR_S1[31:0]		
HTRANS		HTRANS_S1[1:0]		
HWRITE		HWRITE_S1		
HSIZE		HSIZE_S1[2:0]		
HWDATA		HWDATA_S1[31:0]		
HSEL×		HSEL_S1		
HRDATA		HRDATA_S1[31:0]		
HREADY		HREADY_S1		
HMASTI	.OCK	HMASTLOCK_S1		
HREAD	/OUT	HREADYOUT_51		
HRESP		HRESP_S1[1:0]		
HBURST	r i	HBURST_S1[2:0]		
HPROT		HPROT_S1[3:0]		

Hover over a bus interface net to see details (as shown below).

Scalar: smartfusion_proje	ect_MSS	_O_FAB_CLK
smartfusion_project_MSS_0	FAB_CLK	
COREAHBTOAPB3_0	HCLK	
CoreAHBLite_0	HCLK	
CoreAhbSram_0	HCLK	
CoreGPIO_0	PCLK	
CoreUARTapb_0	PCLK	
CustomAHBLitePeripheral_0	HCLK	
corepwm_0	PCLK	



Making Connections Using the Canvas

Use the Canvas or Connectivity dialog box to make connections between instances.

You can use Connection Mode on the Canvas to quickly connect pins. Click the **Connection Mode** button to start, then click and drag between any two pins to connect them. Illegal connections are disabled. Click the Connection Mode button again to exit Connection Mode.

To connect two pins on the Canvas, select any two (Ctrl + click to select a pin), right-click one of the pins you selected and choose **Connect**. Illegal connections are disabled; the Connect menu option is unavailable.

Promoting Ports to Top Level

To automatically promote a port to top level, select the port, right-click, and choose **Promote To Top Level**. This automatically creates top-level ports of that name and connects the selected ports to them. If a port name already exists, a choice is given to either connect to the existing ports or to create a new port with a name <port name>_<i> where i = 1...n.

Double-click a top-level port to rename it.

Bus slices cannot be automatically promoted to top level. You must create a top level port of the bus slice width and then manually connect the bus slice to the newly created top level port.

Tying Off Input Pins

To tie off ports, select the port, right-click and choose Tie High or Tie Low.

Tying to Constant

To tie off bus ports to a constant value, select the port, right-click and choose **Tie to a Constant**. A dialog appears (as shown in the figure below) and enables you to specify a hex value for the bus.

To remove the constant, right-click the pin and choose Clear Attribute or Disconnect.

🙆 Tie to Constant	RXD[3:0]		? 🔀
Enter a HEX value: Ox	0		
	(0x0 to 0xF)		
Help		ОК	Cancel

Figure 10 · Tie to Constant Dialog Box

Making Driver and Bus Interface Pins Unused

Driver or bus interface pins can be marked unused (floating/dangling) if you do not intend to use them as a driver in the design. If you mark a pin as unused the Design Rules Check does not return Floating Driver or Unconnected Bus Interface messages on the pin.

Once a pin is explicitly marked as unused it cannot be used to drive any inputs. The unused attribute must be explicitly removed from the pin in order to connect it later. To mark a driver or bus interface pin as unused, rightclick the driver or bus interface pin and choose <u>Mark as Unused</u>.

See Also

Show/Hide Bus Interface Pins

Simplifying the Display of Pins on an Instance using Pin Groups

The Canvas enables you to group and ungroup pins on a single instance to simplify the display. This feature is useful when you have many pins in an instance, or if you want to group pins at the top level. Pin groups are cosmetic and affect only the Canvas view; other SmartDesign views and the underlying design are not affected by the pin groups.



Grouping pins enables you to:

- Hide pins that you have already connected
- Hide pins that you intend to work on later
- Group pins with similar functionality
- Group unused pins
- Promote several pins to Top Level at once

To group pins:

- 1. Ctrl + click to select the pins you wish to group. If you try to click-and-drag inside the instance you will move the instance on the Canvas instead of selecting pins.
- Right-click and choose Add pins to group to create a group. Click + to expand a group. The icon
 associated with the group indicates if the pins are connected, partially connected, or unconnected (as shown
 in the figure below).




Figure 11 · Groups in an Instance on the Canvas

To add a pin to a group, Ctrl + click to select both the pin and the group, right-click and choose Add pin to group.

To name a group:

To name a group, right-click the port name and choose Rename Group.

To ungroup pins:

- 1. Click + to expand the group.
- 2. Right-click the pin you wish to remove from the group and choose **Ungroup selected pins**. Ctrl + click to select and remove more than one pin in a group.

A group remains in your instance after you remove all the pins. It has no effect on the instance; you can leave it if you wish to add pins to the group later, or you can right-click the group and choose **Delete Group** to remove it from your instance.

If you delete a group from your instance any pins still in the group are unaffected.

To promote a group to Top level:

- 1. Create a group of pins.
- 2. Right-click the group and choose **Promote to Top Level**.

Bus Instances

Bus Components in the Core Catalog, such as CoreAHB or CoreAPB, implement an on-chip bus fabric. When these components are instantiated into your canvas they are displayed as horizontal or vertical lines. Double-click the bus interfaces of your component to edit the connections.






Figure 12 · Bus Instance in SmartDesign

Adding Graphic Objects

You can document your design by adding comments and notations directly on the Canvas.

The Canvas toolbar enables you to add and modify decorative graphic objects, such as shapes, labels and lines on the Canvas.

Adding and Deleting Lines and Shapes

To add a line or a shape:

- 1. Select the line or shape button.
- 2. Click, drag and release on the Canvas. The table below provides a description of each button.

Button	Description
\mathbf{X}	Line
	Rectangle

Note: Hold the Shift key to constrain line and arrow to 45 degree increments or constrain the proportions of the rectangle (square).

To change the line and fill properties:

- 1. Select the element(s), right-click it, and choose Properties.
 - Select Line to modify the color, style and width of the line.
 - Select Fill to modify the crosshatch and the foreground and background colors.
- 2. Click OK.

To delete a line or shape, select the object and press Delete.

Adding Text

To add text, select the text tool and click the Canvas to create a text box. To modify the text, double-click the text box and then type.

To modify the text box properties:

- 1. Select the text box, right-click it, and choose Properties.
 - Select **Text** to modify the text alignment.
 - Select Line to modify the color, style and width of the line.
 - Select Fill to modify the crosshatch and the foreground and background colors.
 - Select **Font** to modify the font properties.
- 2. Click OK.

Editing Properties for Graphic Objects on the Canvas

Right-click any graphic object to update properties, such as Fill, and Line properties for shapes and lines, or Font options for text properties.



Auto-Arranging Instances

Right-click the Canvas and choose **Auto Arrange Instances** from the right-click menu to auto-arrange the instances on the Canvas.

Locking Instance and Top Level Port Positions

You can lock the placement of instances on the Canvas. Right-click the instance or Top-level port and choose **Lock** to lock the placement. When you lock placement you can click and drag to move the instance manually but the Auto Arrange Instances menu option has no effect on the instance.

To unlock an instance, right-click the instance and choose Unlock.

Right-click a top level port and choose Unlock Position to return it to its default position.

See Also

Bus Instances

Simplifying the Display of Pins on an Instance using Pin Groups

Replace Component for Instance

You can use the Replace Component for Instance dialog box (shown in the figure below) to restore or update version instances on your Canvas without creating a new instance and losing your connections.

Replace Component for Instance(s) ?					
Instance(s)					
Name: RAM_SAVE	_0				
Current Compo	iurrent Component File				
RAM_SAVE		C:\Documents and SetAM_SAVE\RAM_SAVE.cxf			
Choose an entry from the list of possible replacements for component 'RAM_SAVE Component /A File					
ASB	C:\Do	C:\Documents and Settinggn2\smartgen\ASB\ASB.cxf			
COMP_AB	C:\Do	C:\Documents and Settingen\COMP_AB\COMP_AB.cxf			
FMB	C:\Do	C:\Documents and Settinggn2\smartgen\FMB\FMB.cxf			
NGMUXBLK	C:\Do	C:\Documents and Settinn\NGMUXBLK\NGMUXBLK.cxf			
RAM_SAVE	C:\Do	C:\Documents and Settinn\RAM_SAVE\RAM_SAVE.cxf			
RCOSCBLK	C:\Do	C:\Documents and Settinn\RCOSCBLK\RCOSCBLK.cxf			
SD_ClockBlock	C:\Do	C:\Documents and SettingsckBlock\SD_ClockBlock.cxf			
VRBLK	C:\Do	cuments and Settingsmartgen\VRBLK\VRBLK.cxf	•		
Help		OK Canc	el		

Figure 13 · Replace Component for Instance Dialog Box

To change the version of an instance:

- 1. From the right-click menu choose **Replace Component for Instance**. The Replace Component for Instance dialog box appears.
- 2. Select a component and choose a new version from the list. Click OK.

Replace Instance Version

The Replace Instance Version dialog box enables you to replace an IP instance with another version. You can restore or replace your IP instance without creating a new instance or losing your connections.



Replace Instance Versio stance: CORE10100_0	n			?
Core Name	Vendor	Library	Version	Change to Version
CORE10100	Actel	DirectCore	4.0.143	3.3.111 💌

Figure 14 · Replace Instance Version Dialog Box

To replace an instance version:

- 1. Right click any IP instance and choose Replace Instance Version. The dialog box appears.
- 2. Choose the version you wish to use from the **Change to Version** dropdown menu (as shown in the figure above) and click OK to continue.

Slicing

Bus ports can be sliced or split using Slicing. Once a slice is created, other bus ports or slices of compatible size can be connected to it.

The Edit Slices dialog box enables you to automatically create bus slices of a specified width.

To create a slice:

1. Select a bus port, right-click, and choose **Edit Slice.** This brings up the **Edit Slices** dialog box (see figure below).

🔲 Edit Slices - HRD	ATA[3	1:0]		? 🔀
Create 32	slices	of width 1	•	Add Slices
HRDATA[31:0] 🕢		Left	Right	<u>^</u>
	1	0	0	
	2	1	1	
	3	2	2	
	4	3	3	
	5	4	4	
	6	5	5	
	7	6	6	
	8	7	7	
	9	8	8	×
Help		(ОК	Cancel

Figure 15 · Edit Slices Dialog Box

- Enter the parameters for the slice and click Add Slices. You can also create individual slices and specify their bus dimensions manually.
- 3. Click **OK** to continue.

Note: Overlapping slices cannot be created for IN and INOUT ports on instances or top-level OUT ports. To remove a slice, select the slice, right-click, and choose **Delete Slice**.



Rename Net

To rename a net:

- 1. Right-click the net on the Canvas and choose Rename Net. This opens the Rename Net dialog box.
- 2. Type in a new name for the net.
 - Note: The system automatically assigns net names to nets if they are not explicitly specified. Once you have specified a name for a net, that name will not be over-written by the system.

Automatic Names of Nets

Nets are automatically assigned names by the tool according to the following rules:

In order of priority

- 1. If user named then name = user name
- 2. If net is connected to top-level port then name = port name; if connected to multiple ports then pick first port
- 3. If the net has no driver, then name = net_[i]

4. If the net has a driver, name = instanceName_driverpinName

Slices

For slices, name = instanceName_driverpinName_sliceRange; for example u0_out1_4to6.

GND and VCC Nets

The default name for GND/VCC nets is net_GND and net_VCC.

Expanded Nets for Bus Interface Connections

Expanded nets for bus interface connections are named busInterfaceNetName_<i>_driverPinName.

Organizing Your Design on the Canvas

You may find it easier to create and navigate your SmartDesign if you organize and label the instances and busses on the Canvas.

You can show and hide nets, lock instances, rotate busses, group and ungroup pins, rename instances / groups / pins, and auto-arrange instances.

To organize your design:

- 1. Right-click the Canvas and choose **Auto Arrange Instances** from to automatically arrange instances. SmartDesign's auto-arrange feature optimizes instance location according to connections and instance size.
- 2. Right-click any instance and choose <u>Lock Location</u> to fix the placement. Auto-Arrange will not move any instances that are locked.
- 3. Click Auto-Arrange again to further organize any unlocked instances. Continue arranging and locking your instances until you are satisfied with the layout on the Canvas.

If your design becomes cluttered, <u>group your pins</u>. It may help to group pins that are functionally similar, or to group pins that are already connected or will be unused in your design.

To further customize your design's appearance:

Double-click the names of instances to add custom names. For example, it may be useful to rename an instance based on a value you have set in the instance: the purpose of an instance named 'array_adder_bus_width_5' is easier to remember than 'array_adder_0'.



Creating a SmartDesign

Renaming a Component

To rename a component, right-click the component inside the Design Hierarchy and select Rename Component. Enter a new name for the Component Name.

Adding Components and Modules (Instantiating)

SmartDesign components, Design Block cores, IP cores, and HDL modules are displayed in the <u>Design Hierarchy</u> and <u>Files</u> tabs.

To add a component, do either of the following:

- Select the component in the Design Hierarchy tab or Catalog and drag it to the <u>Canvas</u>.
- Right-click a component in the Design Hierarchy tab or Catalog and choose Instantiate in <SmartDesign name>.

The component is instantiated in the design.

SmartDesign creates a default instance name. To rename the instance, double-click the instance name in the Canvas.

Adding a SmartDesign Component

SmartDesign components can be instantiated into another SmartDesign component.

Once a SmartDesign is generated, the exported netlist can be instantiated into HDL like any other HDL module.

Note: HDL modules with syntax errors cannot be instantiated in SmartDesign. However, since SmartDesign requires only the port definitions, the logic causing syntax errors can be temporarily commented out to allow instantiation of the component.

Adding or Modifying Top Level Ports

You can add ports to, and/or rename ports in your SmartDesign.

Add Prefixes to Bus Interface / Group Names on Top-level Ports:

Bus Interfaces and Groups are composed of other ports. On the top level, you can add prefixes to the group or bus interface port name to the sub-port names. To do so, right-click the group or bus interface port and choose **Prefix <name> to Port Names**.

Adding/Renaming Ports

To add ports:

1. From the SmartDesign menu, choose Add port. The Add Port dialog box appears (as shown below).



? 🛛
al (inout)
OK Cancel

Figure 16 · Add New Port Dialog Box

- 2. Specify the name of the port you wish to add. You can specify a bus port by indicating the bus width directly into the name using brackets [], such as mybus[3:0].
- 3. Select the direction of the port.

To remove a port from the top level, right-click the port and choose **Delete Top Level Port**.

Modify Port

To rename a top-level port, right-click the top-level port and choose **Modify Top Level Port**. You can rename the port, change the bus width (if the port is a bus), and change the port direction.

Right-click a top-level port and choose Modify Port to change the name and/or direction (if available).

See Also

Top Level Connections



Connecting Instances

Automatic Connections

Using automatic connections (as shown in the figure below) enables the software to connect your design efficiently, reducing time required for manual connections and the possibility of introducing errors.

Auto Connect also constructs your bus structure if you have a processor with peripherals instantiated. Based on the type of processor and peripherals, the proper busses and bridges are added to your design.

To auto connect the bus interfaces in your design, right-click the design Canvas and select **Auto Connect**, or from the **SmartDesign** menu, choose **Auto Connect**.

SmartDesign searches your design and connects all compatible bus interfaces.

SmartDesign will also form known connections for any SoC systems such as the processor CLK and RESET signals.

If there are multiple potential interfaces for a particular bus interface, Auto Connect will not attempt to make a connection; you must connect manually. You can use the <u>Canvas</u> to make the manual connections.






Figure 17 · Auto-Connected Cores

QuickConnect

The QuickConnect dialog box enables you to make connections in your design without <u>using the Canvas</u>. It is useful if you have a large design and know the names of the pins you wish to connect. Connections are reflected in the Canvas as you make them in the dialog box; error messages appear in the Log window immediately. It may be useful to resize the QuickConnect dialog box so that you can view the Log window or Canvas while you make connections.



To connect pins using QuickConnect:

- 1. Find the Instance Pin you want to connect and click to select it.
- 2. In **Pins to Connect**, find the pin you wish to connect, right-click and choose **Connect**. If necessary, use the **Search** field to narrow down the list of pins displayed in Pins to Connect.

Note that if the connection is invalid then Connect is grayed out.

If you wish to invert or tie a pin high, low or Mark Unused:

- 1. Find the Instance Pin you want to invert or tie high/low
- 2. Right-click Connection and choose Invert, Tie High, Tie Low or Mark Unused.

If you wish to promote a pin to the top level of your design:

- 1. Find the Instance Pin you want to promote.
- 2. Right-click the pin and choose **Promote to Top**.

You can perform all connectivity actions that are available in the Canvas, including: slicing bus pins, tying bus pins to a constant value, exposing pins from a bus interface pins and disconnecting pins. All actions are accessible from the right-click context menu on the pin.

Instance Pins lists all the available instance pins in your design and their connection (if any). Use the drop-down list to view only unconnected pins, or to view the pins and connections for specific elements in your design.

Pins to Connect lists the instances and pins in your design. Use the Search field to find a specific instance or pin. The default wildcard search is ^{1*}.^{*}. Wildcard searches for CLK pins (*.*C*L*K) and RESET pins (*.*R*S*T) are also included.

Here are some of the sample searches that you may find useful:

- *UART*.*: show all pins of any instances that contain UART in the name
- MyUART_0.*: only show the pins of the "MyUART_0" instance
- *.p: show all pins in the design that contain the letter 'p'

Double-click an instance in Pins to Connect to expand or collapse it.

The pin letters and icons in the QuickConnect dialog box are the same as the <u>Canvas icons</u> and communicate information about the pin. Inputs, Outputs and I/Os are indicted by I, O, and I/O, respectively.

Additional information is communicated by the color:

- Red Mandatory connection, unconnected
- Green Connected
- Grey Optional, unconnected pin
- Brown Pad
- Light Green Connected to a default connection on generation
- Blue Driver pin






Figure 18 · QuickConnect Dialog Box

Manual Connections

You can use Connection Mode to click and drag and connect pins. Click the Connection Mode button to toggle it, and click and drag between any two pins to connect them. Illegal connections will not be allowed.

To make manual connections between to pins on the Canvas, select both pins (use CTRL + click), right-click either pin and choose **Connect**. If the pins cannot be legally connected the connection will fail.

Deleting Connections

To delete a net connection on the Canvas, click to select the net and press the Delete key, or right-click and choose **Delete**.

To remove all connections from one or more instances on the Canvas, select the instances on the Canvas, rightclick and choose **Clear all Connections**. This disconnects all connections that can be disconnected legally.

Certain connections to ports with PAD properties cannot be disconnected. PAD ports must be connected to a design's top level port. PAD ports will eventually be assigned to a package pin. In SmartDesign, these ports are automatically promoted to the top level and cannot be modified or disconnected.

Top-Level Connections

Connections between instances of your design normally require an OUTPUT (Driver Pin) on one instance to one or more INPUT(s) on other instances. This is the basic connection rule that is applied when connecting.



However, directions of ports at the top level are specified from an external viewpoint of that module. For example, an INPUT on the top level is actually sending ('driving') signals to instances of components in your design. An OUTPUT on the top level is receiving ('sinking') data from a Driver Pin on an internal component instance in your SmartDesign design.

The implied direction is essentially reversed at the top-level. Making connections from an OUTPUT of a component instance to an OUTPUT of top-level is legal.

This same concept applies for bus interfaces; with normal instance to instance connections, a MASTER drives a SLAVE interface. However, they go through a similar reversal on the top-level.



Bus Interfaces

About Bus Interfaces

A bus interface is a standard mechanism for specifying the interconnect rules between components or instances in a design. A bus definition consists of the roles, signals, and rules that define that bus type. A bus interface is the instantiation of that bus definition onto a component or instance.

The available roles of a bus definition are master, slave, and system.

A master is the bus interface that initiates a transaction (such as read or write) on a bus.

A slave is the bus interface that terminates/consumes a transaction initiated by a master interface.


A system is the bus interface that does not have a simple input/output relationship on both master/slave. This could include signals that only drive the master interface, or only drive the slave interface, or drive both the master and slave interfaces. A bus definition can have zero or more system roles. Each system role is further defined by a group name. For example, you may have a system role for your arbitration logic, and another for your clock and reset signals.


Mirror roles are for bus interfaces that are on a bus core, such as CoreAHB or CoreAPB. They are equivalent in signal definition to their respective non-mirror version except that the signal directions are reversed.

The diagram below is a conceptual view of a bus definition.









See Also:

Using bus interfaces in SmartDesign

Using Bus Interfaces in SmartDesign

Adding bus interfaces to your design enables SmartDesign to do the following:

- Auto connect compatible interfaces
- Enforce DRC rules between instances in your design
- Search for compatible components in the project

The <u>Catalog</u> in the Project Manager contains a list of Microsemi SoC-specific and industry standard bus definitions, such as AMBA.

You can <u>add bus interfaces</u> to your design by dragging the bus definitions from the Bus Interfaces tab in the Catalog onto your instances inside SmartDesign.

SmartDesign supports automatic creation of data driven configurators based on HDL generics/parameters.

If your block has all the necessary signals to interface with the AMBA bus protocol (ex: address, data, control signals):

1. Right-click your custom HDL block and choose **Create Core from HDL**. The Libero SoC creates your core and asks if you want to add bus interfaces.



- 2. Click **Yes** to open the Edit Core Definition dialog box and add bus interfaces. Add the bus interfaces as necessary.
- 3. Click **OK** to continue.

Now your instance has a proper AMBA bus interface on it. You can manually connect it to the bus or let Auto Connect find a compatible connection.

Some cores have bus interfaces that are instantiated during generation.

Certain bus definitions cannot be instantiated by a user. Typically these are the bus definitions that define a hardwired connection and are specifically tied to a core/macro. They are still available in the catalog for you to view their properties, but you will not be able to add them onto your own instances or components. These bus definitions are grayed out in the Catalog.

A hardwired connection is a required silicon interconnect that must be present and specifically tied to a core/macro. For example, when using the Real Time Counter in a Fusion design you must also connect it to a Crystal Oscillator core.

Maximum masters allowed - Indicates how many masters are allowed on the bus.

Maximum slaves allowed - Indicates how many slaves are allowed on the bus.

Default value - indicates the value that the input signal will be tied to if unused. See <u>Default tie-offs with bus</u> interfaces.

Required connection - Indicates if this bus interface must be connected for a legal design.

Adding or Modifying Bus Interfaces in SmartDesign

SmartDesign supports automatic creation of data driven configurators based on HDL generics/parameters. You can add a bus interface from your HDL module or you can add it from the Catalog.

To add a bus interface using your custom HDL block:

If your block has all the necessary signals to interface with the AMBA bus protocol (such as address, data, and control signals):

- 1. Right-click your custom HDL block and choose **Create Core from HDL**. The Libero SoC creates your core and asks if you want to add bus interfaces.
- 2. Click **Yes** to open the Edit Core Definition dialog box and add bus interfaces. Add the bus interfaces as necessary.
- 3. Click **OK** to continue.

Now your instance has a proper AMBA bus interface on it. You can manually connect it to the bus or let Auto Connect find a compatible connection.

To add (or modify) a bus interface to your Component:

1. Right-click your Component and choose **Edit Core Definition**. The Edit Core Definition dialog box opens, as shown in the figure below.



d Bus Interface	core: Configure	e bus interface details:				
BIF_1	Bus inter	face (APB): 🚯 BIF_1				
	Map t	y Name Map by Name Pre	fix 🗌			
		Bus Defin		_	Core	
		Signal	Dir	Req	Signal	
	1	PADDR		No		-
	2	PSELX		No		-
	3	PENABLE		No		-
	4	PWRITE		No		-
	5	PRDATA	I	No		-
	6	PWDATA		No		-
	7	PREADY	I	No		
	8	PSLVERR		No		-

Figure 20 · Edit Core Definition Dialog Box

- 2. Click Add Bus Interface. Select the bus interface you wish to add and click OK.
- 3. If necessary, edit the bus interface details.
- 4. Click **Map by Name** to map the signals automatically. Map By Name attempts to map any similar signal names between the bus definition and pin names on the instance. During mapping, bus definition signal names are prefixed with text entered in the **Map by Name Prefix** field.
- 5. Click **OK** to continue.

Bus Interface Details

Bus Interface: Name of bus interface. Edit as necessary.

Bus Definition: Specifies the name of the bus interface.

Role: Identifies the bus role (master or slave).

Vendor: Identifies the vendor for the bus interface.

Version: Identifies the version for the bus interface.

Configuration Parameters

Certain bus definitions contain user configurable parameters. **Parameter:** Specifies the parameter name. **Value:** Specifies the value you define for the parameter.



Consistent: Specifies whether a compatible bus interface must have the same value for this bus parameter. If the bus interface has a different value for any parameters that are marked with consistent set to **yes**, this bus interface will not be connectable.

Signal Map Definition

The signal map of the bus interface specifies the pins on the instance that correspond to the bus definition signals. The bus definition signals are shown on the left, under the **Bus Interface Definition**. This information includes the name, direction and required properties of the signal.

The pins for your instance are shown in the columns under the Component Instance. The signal element is a drop-down list of the pins that can be mapped for that definition signal.

If the Req field of the signal definition is Yes, you must map it to a pin on your instance for this bus interface to be considered legal. If it is No, you can leave it unmapped.

Bus Interfaces

When you add a bus interface the Edit Core Definition dialog box provides the following Microsemi SoC-specific bus interfaces:

• ExtSeqCtrl

This bus interface defines the set of signals required to interface to the Analog System External Sequence Control. If the Analog System is configured with more than a single procedure, it will export this bus interface. Your own logic would need to connect to this bus interface to properly communicate and control the sequencer.

• RTCXTL

This bus interface represents the hardwired connection needed between the Real Time Counter and the Crystal Oscillator.

RTCVR

This bus interface represents the hardwired connection needed between the Real Time Counter and the Voltage Regulator Power Supply Monitor.

InitCfg

This is the initialization and configuration interface that is generated as part of the Flash Memory Builder. Any clients can be initialized from the Flash Memory as long as it can connect to this bus interface. This is for pure initialization clients that do not require save-back to the Flash Memory.

InitCfgSave

This is the initialization and configuration interface that is generated as part of the Flash Memory Builder. Any client can be initialized or saved-back to the Flash Memory as long as it can connect to this bus interface. This is for clients that require initialization and save-back capabilities to the Flash Memory.

InitCfgCtrl

This interface is used to initiate the save-back procedure of the Flash Memory.

InitCfgAnalog

This interface is required between the Flash Memory System and the Analog System core.

FlashDirect

This bus interface defines the set of signals that are required to interface directly to the Flash Memory. From the Flash Memory, if you add a data storage client, this interface will be exported. Interfacing to this interface enables direct access to the Flash Memory.

- XTLOscClk
 This interface represents the Crystal Oscillator clock.
- RCOscClk This interface represents the RC Oscillator clock.

DirectCore Bus Interfaces

When you add a bus interface the Edit Core Definition dialog box provides the following DirectCore bus interfaces.

AHB

The AMBA AHB defines the set of signals for a component to connect to an AMBA AHB or AHBLite bus. The bus interface that is defined in the system is a superset of the signals in the AHB and AHBLite protocol.



You can use the AHB bus interface in the bus definition catalog to connect your module to an AHB or AHBLite bus.

• APB

The AMBA APB defines the set of signals for a component to connect to an AMBA APB or APB3 bus. The bus interface that is defined in the system is a superset of the signals in the APB and APB3 protocol. You can use the APB bus interface in the bus definition catalog to connect your module to an APB or APB3 bus.

- SysInterface The SysInterface is the interface used between the CoreMP7 and CoreMP7Bridge cores.
- DBGInterface
 This is the set of debug ports on the CoreMP7 core.
- CPInterface This is the co-processor interface on the CoreMP7 core.

Show/Hide Bus Interface Pins

Pins that are contained as part of a bus interface will automatically be filtered out of the display. These ports are considered to be connected and used as part of a bus interface.

However, there are situations where you may wish to use the ports that are part of the bus interface as an individual port, in this situation you can choose to expose the pin from the bus interface.

To Show/Hide pins in a Bus Interface:

1. Select a bus interface port, right-click, and choose **Show/Hide BIF Pins**. The Show/Hide Pins to Expose dialog box appears (as shown below).

Pins to Expose - 'APBmsla	ve15' on 'CoreAPB_0'
 PADDRS[23:0] PWRITES PENABLES PWDATAS[31:0] PRDATAS15[31:0] PSELS15 	
Help	OK Cancel

Figure 21 · Expose Driver Pin Dialog Box

- 2. Click the checkbox associated with the driver pin you want to show. Once the port is shown it appears on the Canvas and is available for individual connection.
 - Note: If you have already connected the bus interface pin, then you will not be able to expose the nondriver pins. They will be shown grayed out in the dialog. This is to prevent the pin from being driven by two different sources.

To un-expose a driver pin, right-click the exposed port and choose Show/Hide BIF Pins and de-select the pin.

Default Tie-offs with Bus Interfaces

Bus definitions can contain default values for each of the defined signals. These default values specify what the signal should be tied to if it is mapped to an unconnected input pin on the instance.

Bus definitions are specified as <u>required connection vs. optional connection</u> that defines the behavior of tie-offs during SmartDesign generation.



Required bus interfaces - The signals that are not required to be mapped will be tied off if they are mapped to an unconnected input pin.

Optional bus interfaces - All signals will be tied off if they are mapped to an unconnected input pin.

Tying Off (Disabling) Unused Bus Interfaces

Tying off (disabling) a bus interface sets all the input signals of the bus interface to the default value.

To tie off a bus interface, right-click the bus interface and select Tie Off.

This is useful if your core includes a bus interface you plan to use at a later time. You can tie off the bus interface and it will be disabled in your design until you manually set one of the inputs.

Some bus interfaces are required; you cannot tie off a bus interface that is required. For example, the Crystal Oscillator to RTC (RTCXTL) bus interface is a silicon interface and must be connected.

To enable your pin, right-click the pin and choose Clear Attribute.

Required vs. Optional Bus Interfaces

A required bus interface means that it must be connected for the design to be considered legal. These are typically used to designate the silicon interconnects that must be present between certain cores.

An optional bus interface means that your design is still considered legal if it is left unconnected. However, it may not functionally behave correctly.




Figure 22 · Required Unconnected, Optional Unconnected, and Connected Bus Interfaces

See Also

Canvas icons

Promoting Bus Interfaces to Top-level

To automatically connect a bus interface to a top-level port, select the bus interface, right-click, and choose **Promote To Top Level**.

This automatically creates a top-level bus interface port of that name and connects the selected port to it. If a bus interface port name already exists, a choice is given to either connect to the existing bus interface port or to create a new bus interface port with a name <port name>_<i> where i = 1...n.

The signals that comprise the bus interface are also promoted.

Promoting a bus interface is a shortcut for creating a top-level port and connecting it to an instance pin.



Incremental Design

Reconfiguring a Component

To reconfigure a component used in a SmartDesign:

- In the Canvas, select the instance and double-click the instance to bring up the appropriate configurator, or the HDL editor; or select the instance, right-click it, and choose **Configure Component**.
- Select the component in the <u>Design Hierarchy tab</u> and from the right-click menu select **Open Component**.

When the configurator is launched from the canvas, you cannot change the name of the component.

See Also

Design state management Replacing components

Fixing an Out-of-Date Instance

Any changes made to the component will be reflected in the instance with an exclamation mark when you update the definition for the instance. An instance may be out-of-date with respect to its component for the following reasons:

- If the component interface (ports) is different after reconfiguration from that of the instance
- If the component has been removed from the project
- If the component has been moved to a different VHDL library
- If the SmartDesign has just been imported

You can fix an out-of-date instance by:

- Replacing the component with a new component (as shown in the figure below)
- Updating with the latest component




Figure 23 · Right-Click Menu - Replace Component for this Instance

See Also

Design state management Reconfiguring components Replacing components



Replacing Component Version

Components of an instance on the Canvas can be replaced with another component and maintain connections to all ports with the same name.

To replace a component in your design:

1. Select the component in the Design Hierarchy, right-click, and choose **Replace Component Version**. The Replace Component for Instance dialog box appears (see figure below).

eplace Component Ver:				?
Core Name	 Vendor	Library	Version	Change to Version
MSS	Actel	SmartFusionMSS	2.5.106	2.4.105

Figure 24 · Replace Component Version Dialog Box

2. Select the version you want to replace it with and click OK.

Design State Management

When any component with instances in a SmartDesign design is changed, all instances of that component detect the change.

If the change only affects the memory content, then your changes do not affect the component's behavior or port interface and your SmartDesign design does not need to be updated.

If the change affects the behavior of the instantiated component, but the change does not affect the component's port interface, then your design must be resynthesized, but the SmartDesign design does not need to be updated.

If the port interface of the instantiated component is changed, then you must reconcile the new definition for all instances of the component and resolve any mismatches. If a port is deleted, SmartDesign will remove that port and clear all the connections to that port when you reconcile all instances. If a new port is added to the component, instances of that component will contain the new port when you reconcile all instances.

The affected instances are identified in your SmartDesign design in the Grid and the Canvas with an exclamation point. Right-click the instance and choose **Update With Latest Component.**

Note: For HDL modules that are instantiated into a SmartDesign design, if the modification causes syntax errors, SmartDesign does not detect the port changes. The changes will be recognized when the syntax errors are resolved.

Changing memory content

For certain cores such as Analog System Builder, Flash Memory, or FlexRAM it is possible to change the configuration such that only the memory content used for programming is altered. In this case Project Manager (SoC) will only invalidate your programming file, but your synthesis, compile, and place-and-route results will remain valid.

When you modify the memory content of a core such as Analog System Builder or RAM with Initialization that is used by a Flash Memory core, the Flash Memory core indicates that one of its dependent components has

changed and that it needs to be regenerated. This indication will be shown in the Hierarchy or Files Tab

RAM with Initialization core - You can modify the memory content without invalidating synthesis.

Analog System Builder core - You can modify the following without invalidating synthesis:

- Existing flag settings: threshold levels, assertion/de-assertion counts, OVER/UNDER type
- Modifying sequence order or adding sequence operations
- Changing acquisition times
- Resistor Value for the Current Monitor
- RTC time settings
- Gate Driver source current



Flash Memory System Builder core - You can modify the following without invalidating synthesis:

- Modifying memory file or memory content for clients
- JTAG protection for Init Clients

Design Rules Check

The Design Rules Check runs automatically when you generate your SmartDesign; the results appear in the

Reports tab. You can also initiate a Design Rules Check by clicking on the of the SmartDesign Canvas tab menu.



To view the results, from the **Design** menu, choose **Reports**.

- Status displays an icon to indicate if the message is an error or a warning (as shown in the figure below). Error messages are shown with a small red sign and warning messages with a yellow exclamation point.
- **Message** identifies the specific error/warning (see list below); click any message to see where it appears on the Canvas
- **Details** provides information related to the Message

oject Eile Edit View Design Help				
CLIBERO_DEMO reports CLIBERO_DEMO DRC Report: LIBERO_DEMO DRC.xml DRC Report: LIBERO_DEMO				
	Status	Message	Details	
	▲	Floating Driver	Floating output bus pin CoreGPIO_0:INT[31:0]	
	•	<u>Undriven Pin</u>	Unconnected input pin CoreGPIO_0:GPIO_IN[31:0]	
	▲	Floating Driver	Floating output bus pin CoreGPIO_0:GPIO_OUT[31:0]	
	▲	Floating Driver	Floating output bus pin CoreGPIO_0:GPIO_OE[31:0]	
	⚠	Floating Driver	Floating output pin CoreUARTapb_0:TXRDY	
	▲	Floating Driver	Floating output pin CoreUARTapb_0:RXRDY	
	⚠	Floating Driver	Floating output pin CoreUARTapb_0:PARITY_ERR	
	⚠	Floating Driver	Floating output pin CoreUARTapb_0:OVERFLOW	
	•	<u>Undriven Pin</u>	Unconnected input pin CoreUARTapb_0:RX	
	⚠	Floating Driver	Floating output pin CoreUARTapb_0:TX	
	⚠	Floating Driver	Floating output pin CoreUARTapb_0:FRAMING_ERR	

Figure 25 · Design Rules Check Results

Message Types:

Unused Instance - You must remove this instance or connect at least one output pin to the rest of the design.

Out-of-date Instance - You must update the instance to reflect a change in the component referenced by this instance.

Undriven Pin - To correct the error you must connect the pin to a driver or change the state, i.e. tie low (GND) or tie high (VCC).

Floating Driver - You can mark the pin unused if it is not going to be used in the current design. Pins marked unused are ignored by the Design Rules Check.

Unconnected Bus Interface - You must connect this bus interface to a compatible port because it is required connection.



Required Bus Interface Connection – You must connect this bus interface before you can generate the design. These are typically silicon connection rules.

Exceeded Allowable Instances for Core – Some IP cores can only be instantiated a certain number of times for legal design. For example, there can only be one CortexM1 or CoreMP7 in a design because of silicon limitations. You must remove the extra instances.

Incompatible Family Configuration – The instance is not configured to work with this project's Family setting. Either it is not supported by this family or you need to re-instantiate the core.

Incompatible Die Configuration – The instance is not configured to work with this project's Die setting. Either it is not supported or you need to reconfigure the Die configuration.

Incompatible 'Debug' Configuration – You must ensure your CoreMP7 and CoreMP7Bridge have the same 'Debug' configuration. Reconfigure your instances so they are the same.

No RTL License, No Obfuscated License, No Evaluation License – You do not have the proper license to generate this core. <u>Contact Microsemi SoC</u> to obtain the necessary license.

No Top level Ports - There are no ports on the top level. To auto-connect top-level ports, right-click the Canvas and choose Auto-connect

Self-Instantiation - A component cannot instantiate itself-This is reported only in the Log/Message Window.

Generating a SmartDesign Component

Before your SmartDesign component can be used by downstream processes, such as synthesis and simulation, you must generate it.

Click the Generate button to generate a SmartDesign component.

This will generate a HDL file in the directory <libero_project>/components/<library>/<yourdesign>.

Note: The generated HDL file will be deleted when your SmartDesign design is modified and saved to ensure synchronization between your SmartDesign component and its generated HDL file.

Generating a SmartDesign component may fail if there are any <u>DRC errors</u>. DRC errors must be corrected before you generate your SmartDesign design.

If the ports of a sub-design have changed, then the parent SmartDesign component will be annotated with the icon 82 in the Design Hierarchy tab of the Design Explorer.

Generating a Datasheet (SmartFusion, IGLOOe, ProASIC3L, ProASIC3E, Fusion)

If your SmartDesign is the root design in your project, then a <u>Memory Map / Datasheet</u> that contains your design information is produced.

Generating Firmware and Software IDE Workspace (SmartFusion, IGLOOe, ProASIC3L, ProASIC3E, Fusion)

If your SmartDesign is the root design in your project, then any compatible firmware drivers for your peripherals are generated to <project>/firmware.

The datasheet provides all the specifics of the generated firmware drivers.



SmartDesign Reference

SmartDesign Menu

Command	lcon	Function
Generate Component	6	Generates the SmartDesign component
Auto Connect	-)+	Auto-connects instances
Connection Mode	₽₽	Toggles connection mode on or off
Add Port	₽	Opens the Add Port dialog box, adds a port to the top SmartDesign component
QuickConnect	M	Opens the <u>QuickConnect</u> dialog box, enables you to view, find and connect pins
Auto-Arrange Instances	₽#) #D	Adds a port to the top of the SmartDesign component
Route All Nets	-O ^l G:	Re-routes your nets; useful if you are unsatisfied with the default display
Show/Hide Nets	D	Enables you to show or hide nets on the Canvas
Show/Hide Net Names	N ^D	Enables you to show or hide net names on the Canvas
Zoom In	Ð	Zooms in on the Canvas
Zoom Out	Θ	Zooms out on the Canvas
Zoom to Fit	\Leftrightarrow	Zooms in or out to include all the elements on the Canvas in the view
Zoom Box	Q	Zooms in on the selected area
Enable/Disable Back Background Grid		Toggle switch to enable or disable the background grid display in the Canvas
Add Note	А	Adds text to your Canvas
Add Line	\mathbf{i}	Enables you to add a line to the Canvas
Add Rectangle		Enables you to add a rectangle to the Canvas



SmartDesign Glossary

Term	Description
BIF	Abbreviation for bus interface.
bus	An array of scalar ports or pins, where all scalars have a common base name and have unique indexes in the bus.
Bus Definition	Defines the signals that comprise a bus interface. Includes which signals are present on a master, slave, or system interface, signal direction, width, default value, etc. A bus definition is not specific to a logic or design component but is a type or protocol.
Bus Interface	Logical grouping of ports or pins that represent a single functional purpose. May contain both input and output, scalars or busses. A bus interface is a specific mapping of a bus definition onto a component instance.
Bus Interface Net	A connection between 2 or more compatible bus interfaces.
Canvas	Block diagram, connections represent data flow; enables you to connect instances of components in your design.
Component	Design element with a specific functionality that is used as a building block to create a SmartDesign core.
	A component can be an HDL module, non-IP core generated from the Catalog, SmartDesign core, Designer Block, or IP core. When you add a component to your design, SmartDesign creates a specific instance of that component.
Component Declaration	VHDL construct that refers to a specific component.
Component Port	An individual port on a component definition.
Driver	A driver is the origin of a signal on a net. The input and slave BIF ports of the top-level or the output and Master BIF ports from instances are drivers.
Instance	A specific reference to a component/module that you have added to your design.
	You may have multiple instances of a single component in your design. For each specific instance, you usually will have custom connections that differ from other instances of the same component.
Master Bus Interface	The bus interface that initiates a transaction (such as a read or write) on a bus.
Net	Connection between individual pins. Each net contains a single output pin and one or more input pins, or one or more bi-directional pins. Pins on the net must have the same width.
PAD	The property of a port that must be connected to a design's top level port. PAD ports will eventually be assigned to a package pin. In SmartDesign, these ports are automatically promoted to the top-level and cannot be modified.
Pin	An individual port on a specific instance of a component.
Port	An individual connection point on a component or instance that allows for an electrical signal to be received or sent. A port has a direction (input, output, bi-directional) and may be referred to as a 'scalar port' to indicate that only a single unit-level signal is involved. In contrast, a bus interface on an instance may be considered as a non-scalar, composite port.



Term	Description		
	A component port is defined on a component and an instance port (also known as a 'pin') is part of a component instance.		
Signal	A net or the electrical message carried on a net.		
Slave Bus Interface	Bus interface that terminates a transaction initiated by a master interface.		
System Bus Interface	Interface that is neither master nor slave; enables specialized connections to a bus.		
Top Level Port	An external interface connection to a component/module. Scalar if a 1-bit port, bus if a multiple-bit port.		

Canvas Icons

Hover your pointer over any icon in the SmartDesign Canvas view to display	Description
	Representation of an instance in your design. An instance is a component that has been added to your SmartDesign component. The name of the instance appears at the top and the name of the generic component at the bottom. The instance type is indicated by an icon inside the instance. There are specific icons for instances from SmartDesign, and HDL. The instance icon at left indicates a Microsemi SoC core.
CoreAHBLite_0 MI SSID MI MI MI MI MI MI MI MI MI MI MI MI MI	Bus instance; you can click and drag the end of a bus instance to resize it; also, the bus instance will resize based on the number of instances that you connect to it.
	Optional unconnected pin. Required pins are red.
	Connected pin

Hover your pointer over any icon in the SmartDesign Canvas view to display details.



		lcon	Description
D			Pin with default Tie Off
<u> </u>	•		Pin tied low
\uparrow	•		Pin tied high
			Pin inverted
ÞX			Pin marked as unused
k 🕨			Pin tied to constant
Instance of: Cor Type: IP Class: Reg Vendor: Act Library: Dire Core Name: Cor	eAhbSram_0 eAhbSram gular el ectCore eAhbSram .104		Instance details. If there are less than twenty ports, they are listed in the details.
Pin: HCLK	IN		
Pin: HRESETn	IN		
Pin: HSEL	IN		
Pin: HWRITE	IN		
Pin: HREADYIN Pin: HREADY			
Pin: HTRANS[1:0]	IN		
Pin: HSIZE[2:0]	IN		
Pin: HWDATA[31:0]			
Pin: HADDR[14:0]	IN		
Pin: HRESP[1:0]	OUT		
Pin: HRDATA[31:0]	OUT		
Pin: AHBslave	SLAVE		



Icon	Description
Bus Net: DataB[1:0] sd_acc DataB[1:0] subtr_1_0 DataB[1:0]	Bus Net details.
	Master bus interface icon. A master is a bus interface that initiates a transaction on a bus interface net.
	An unconnected master BIF with REQUIRED connection is red (shown at left).
	A master BIF with unconnected OPTIONAL connection is gray.
Name: RTCVR_bif Role: master State: Unconnected - required	Master BIF details, showing name, role, and state.
*This pin is a required connection, you must connect it for a valid design. Pin Map Formal Actual RTCPSMMATCH RTCPSMMATCH	The Pin Map shows the Formal name of the pin assigned by the component (in this example, RCCLKOUT) and the Actual, or representative name assigned by the user (CLKOUT).
	Slave BIF (shown at left).
	Unconnected slave icons with REQUIRED connections are red.
	Unconnected slave icons with OPTIONAL connections are gray.



	lcon	Description
Name: ExtSeqCtrl_l Role: slave State: Unconnected		Slave BIF details, showing name, role, and state.
Pin Map Formal Actual ASSC_SEQIN ASSC_SE ASSC_SEQIUMP ASSC_SE ASSC_MODE ASSC_XM ASSC_TRIG ASSC_DONE ASSC_SEQUUT ASSC_SE ASSC_SEQUUT ASSC_SE ASSC_SEQCUT ASSC_SE ASSC_SEQCHANGE ASSC_SE ASSC_SAMPFLAG ASSC_SA	QJUMP IODE RIG QOUT[5:0] QCHANGE	The Pin Map shows the Formal name of the pin assigned by the component (in this example, ASSC_MODE) and the Actual, or representative name assigned by the user (ASSC_XMODE).
		Master-slave bus interface connection
Name: AHBmslave2 Role: mirroredSlave State: Connected		Master-slave bus interface connection details.
Pin Map Formal Actual HADDR HADDR_52[31:0] HTRANS HTRANS_52[1:0] HWRITE HWRITE_52 HSIZE HSIZE_S2[2:0] HWDATA HWDATA_52[31:0] HSELX HSEL_52 HRDATA HRDATA_52[31:0] HREADY HREADY_52 HMASTLOCK HMASTLOCK_52 HREADYOUT HRESP_S2[1:0] HBURST HBURST_52[2:0] HPROT HPROT_S2[3:0]		
8		<u>Groups of pins</u> in an instance. Fully connected groups are solid green.
Ŏ		Partially connected groups are gray with a green outline. Unconnected groups (no connections) are gray
♦		with a black outline. A system BIF is the bus interface that does not have a simple input/output relationship



lcon	Description
	on both master/slave. This could include signals that only drive the master interface, or only drive the slave interface, or drive both the master and slave interfaces.
Name: InitCfgSave_bif Role: system State: Connected Pin Map Formal Actual CLIENTAVAILx0 ramrd	System BIF details, showing name, role, and state. The Pin Map shows the Formal name of the pin assigned by the component (in this example, CLIENTAVAILx0), and the Actual name assigned by the user (in this example: ramrd).
	Pad port icon; indicates a hardwired chip-level pin

VHDL Special Types - Examples and meta.out File Format

The VHDL Special Types are:

- Integer
- Unsigned
- Array and Array of Arrays
- Record

The meta.out file format follows the examples.

Integer

-- Package Declaration

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
package universal_pkg is
   subtype integer1 is integer range 0 to 127;
   subtype integer2 is integer range 0 to 127;
end package universal_pkg;
```

--Entity Declaration

```
entity adder is
port (
   D1 , D2 : in integer1;
   D3 , D4 : in integer2;
   int_out1 : out integer range 0 to 255;
```



int_out2 : out integer range 0 to 255
);
end entity adder;

Meta.out file:

```
package universal_pkg
integer integer1 [ 0 : 127 ]
integer integer2 [ 0 : 127 ]
end
entity adder
D1 integer1
D2 integer1
D3 integer2
D4 integer2
int_out1 integer [ 0 : 255 ]
int_out2 integer [ 0 : 255 ]
end
```

Unsigned

Entity declaration:

```
entity unsigned_2multiply_acc is
port( A : in unsigned(16 downto 0);
    B : in unsigned(34 downto 0);
    C : in unsigned(13 downto 0);
    D : in unsigned(37 downto 0);
    E : in unsigned(51 downto 0);
    P : out unsigned(51 downto 0);
    clk : in std_logic
);
end unsigned_2multiply_acc;
```

Meta.out file:

```
entity unsigned_2multiply_acc
A unsigned [ 16 : 0 ]
B unsigned [ 34 : 0 ]
C unsigned [ 13 : 0 ]
D unsigned [ 37 : 0 ]
E unsigned [ 51 : 0 ]
P unsigned [ 51 : 0 ]
End
```

Array and Array of Arrays

--Package Declaration

```
library IEEE;
use IEEE.std_logic_1164.all;
package array_package is
   subtype ram_input is std_logic_vector(31 downto 0);
   type ram_in is array(1 downto 0) of ram_input;
   type ram_out is array(1 downto 0) of ram_input;
end package array_package;
```

-- Entity Declaration

entity ram_inference is



```
port (
                        ram_init : in ram_in;
                        write_enable : in std_logic;
                        read_enable : in std_logic;
                        CLK : in std_logic;
                        write_address : in integer range 63 downto 0;
                        read_address : in integer range 63 downto 0;
                        read_data : out ram_out
                        );
                end entity ram_inference;
Meta.out file:
              package array_package
              array_of_array ram_in [ 1 : 0 ]
              end
              array_of_array ram_out [ 1 : 0 ]
              end
              end
              entity ram_inference
              ram_init[1] ram_in
              ram_init[0] ram_in
              write_address integer [ 63 : 0 ]
              read_address integer [ 63 : 0 ]
              read_data[1] ram_out
              read_data[0] ram_out
              end
          Record
- Package Declaration
              library IEEE;
              use IEEE.std_logic_1164.all;
              use IEEE.std_logic_arith.all;
              package record_pkg is
                type array1 is array(3 downto 0) of std_logic;
                type array2 is array(3 downto 0) of std_logic_vector(3 downto 0);
                type test is record
                      test_std_logic : std_logic;
                      test_std_logic_vector : std_logic_vector(1 downto 0);
                      test_integer : integer range 0 to 127;
                      test_array : array1;
                      test_array_of_array : array2;
                      test_unsigned : unsigned(2 downto 0);
                 end record;
              end package record_pkg;
-- Entity Declaration
              entity MUX is
              generic ( N : integer := 1 );
              port (
                mux_in1, mux_in2 : in test;
                sel_lines : in std_logic_vector(N-1 downto 0);
```



```
mux_out : out test;
                 mux_array : out array1
               );
               end entity MUX;
Meta.out file:
               package record_pkg
               array array1
               end
               array_of_array array2 [ 3 : 0 ]
               end
               record test
               test_integer integer [ 0 : 127 ]
               test_array array1
               test_array_of_array array2
               test_unsigned unsigned [ 2 : 0 ]
               end
               end
               entity MUX
               mux_in1.test_std_logic test
               mux_in1.test_std_logic_vector test
               mux_in1.test_integer test
               mux_in1.test_array test
               mux_in1.test_array_of_array[0] test
               mux_in1.test_array_of_array[1] test
               mux_in1.test_array_of_array[2] test
               mux_in1.test_array_of_array[3] test
               mux_in1.test_unsigned test
               mux_in2.test_std_logic test
               mux_in2.test_std_logic_vector test
               mux_in2.test_integer test
               mux_in2.test_array test
               mux_in2.test_array_of_array[0] test
               mux_in2.test_array_of_array[1] test
               mux_in2.test_array_of_array[2] test
               mux_in2.test_array_of_array[3] test
               mux_in2.test_unsigned test
               mux_out.test_std_logic test
               mux_out.test_std_logic_vector test
               mux_out.test_integer test
               mux_out.test_array test
               mux_out.test_array_of_array[0] test
               mux_out.test_array_of_array[1] test
               mux_out.test_array_of_array[2] test
               mux_out.test_array_of_array[3] test
               mux_out.test_unsigned test
               mux_array array1
               end
```

meta.out File Format

MetaFile : MetaLibraryItem | MetaPackageList | MetaEntityList MetaLibraryItem : **library** <lib_name>



MetaPackageList : MetaPackageItem MetaPackageList MetaPackageItem : package <package_name> MetaItemDeclarationList end MetaltemDeclarationList: Metaltem MetaltemDeclarationList Metaltem : (MetaRecordItem | MetaArrayOfArrayItem | MetaIntegerType | MetaArrayItem) MetaIntegerItem : (MetaIntegerType | MetaIntegerWithoutType) MetaIntegerType : integer <integer_name> NumericRange MetaIntegerWithoutType : integer NumericRange MetaUnsignedItem : unsigned <name> NumericRange MetaArrayOfArrayItem : array of array < MetaArrayOfArrayName> Range [MetaArrayItem] end MetaRecordItem : record <record_name> RecordItemList end RecordItemList : RecordItem RecordItemList RecordItem : <Inst_name> (MetaArrayOfArrayName | MetaIntegerItem | MetaUnsignedItem | MetaSimpleArray) MetaEnumuratedItem : enum <enum_name> (Item_name{, Item_name}) Range : [NumericRange | MetaEnumuratedItem] NumericRange : lsd : msd MetaArravItem :arrav <arrav name> [<record name>] end MetaEntityList : entity <entity_name> MetaEntityItemList end MetaEntityItemList : MetaEntityItem MetaEntityItemList MetaEntityItem : (RecordEntityItemList | IntegerEntityItemList | ArrayEntityItemList | ArrayOfArrayEntityItemList | UnsignedEntityItemList | BufferPortItemList) RecordEntityItemList : RecordEntityItem RecordEntityItemList RecordEntityItem : (RecordNormalItem | RecordArrayOfArrayItemList) RecordNormalItem : <user_port_name>. RecordItem <record_name> RecordArrayOfArrayItemList : <record_port_name>[index]. RecordItem <record_name> BufferPortItemList : BufferPortItem BufferPortItemList BufferPortItem : buffer <buffer_name> IntegerEntityItemList : IntegerEntityItem IntegerEntityItemList IntegerEntityItem : <user_port_name> (MetaIntegerType | MetaIntegerWithoutType) ArrayEntityItemList : ArrayEntityItem ArrayEntityItemList ArrayEntityItem : <user port name> MetaArrayItem ArrayOfArrayEntityItemList : ArrayOfArrayEntityItem ArrayOfArrayEntityItemList ArrayOfArrayEntityItem : <port_name> < MetaArrayOfArrayName> UnsignedEntityItemList : UnsignedEntityItem UnsignedEntityItemList UnsignedEntityItem : <user_port_name> MetaUnsignedItem

Create Core from HDL

You can instantiate any HDL module and connect it to other blocks inside SmartDesign. However, there are situations where you may want to extend your HDL module with more information before using it inside SmartDesign.

- If you have an HDL module that contains configurable parameters or generics.
- If your HDL module is intended to connect to a processor subsystem and has implemented the appropriate bus protocol, then you can add a bus interface to your HDL module so that it can easily connect to the bus inside of SmartDesign.

To create a core from your HDL:

1. Import or create a new HDL source file; the HDL file appears in the Design Hierarchy.



2. Select the HDL file in the Design Hierarchy and click the HDL+ icon or right-click the HDL file and choose Create Core from HDL.

The Edit Core Definition – Ports and Parameters dialog appears. It shows you which ports and parameters were extracted from your HDL module.

Remove parameters that are not intended to be configurable by selecting them from the list and clicking the X icon. Remove parameters that are used for internal variables, such as state machine enumerations. If you removed a parameter by accident, click **Re-extract ports and parameters from HDL file** to reset the list so it matches your HDL module.

Edit Core Definition - Ports and Parameters	? 🗙
HDL: C:\Documents and Settings\farleyc\Desktop\farleyc_A Module: MyAPB_Adder	ctelprj\soc_10sp1_cc_hdl\hdl\MyAPB_Adder.v
Extracted Ports	Extracted Parameters
PCLK PPESETN PADDR[4:0] PSEL PNABLE PWRITE PRDATA[7:0] PWDATA[7:0] PWDATA[7:0] PWDATA[7:0] PREADY PSLVERR IN_A[15:0] IN_5[15:0] RESULT[15:0] OVERFLOW	WIDTH SIZE APB_SIZE FIFO_ENABLE COUNTER_ENABLE
	Re-extract ports and parameters from HDL
Help	Add/Edit bus interfaces OK Cancel

Figure 26 · Edit Core Definition - Ports and Parameters Dialog Box

4. (Optional) Click Add/Edit Bus Interfaces to add bus interfaces to your core.

After you have specified the information, your HDL turns into an HDL+ icon in the Design Hierarchy. Click and drag your HDL+ module from the Design Hierarchy to the **Canvas**.

If you added bus interfaces to your HDL+ core, then it will show up in your SmartDesign with a bus interface pin that can be used to easily connect to the appropriate bus IP core.

If your HDL+ has configurable parameters then double-clicking the object on the Canvas (or right-click and select **Configure**) invokes a configuration dialog that enables you to set these values. On generation, the specific configuration values per instance are written out to the SmartDesign netlist.

	🔀 Configuring MyAPB_Adder_0 (MyAPB 💶 🗙
T ST	Configuration
MyAPB_Adder_0	WIDTH: 16
PCLK RESULT[15:0]	SIZE: 200
IN_A[15:0] IN_B[15:0]	APB_SIZE: 1
	FIFO_ENABLE: 0
	COUNTER_ENABLE: 0
	Help OK Cancel

Figure 27 \cdot HDL+ Instance and Configuration Dialog Box

You can right-click the instance and choose **Modify HDL** to open the HDL file inside the text editor.



Edit Core Definition

You can edit your core definition after you created it by selecting your HDL+ module in the design hierarchy and clicking the HDL+ icon.

Remove Core Definition

You may decide that you do not want or need the extended information on your HDL module. You can convert it back to a regular HDL module. To do so, right-click the HDL+ in the Design Hierarchy and choose **Remove Core Definition**. After removing your definition, your instances in your SmartDesign that were referencing this core must be updated. Right-click the instance and choose **Replace Component for Instance**.

Create HDL

Create HDL

Create HDL opens the HDL editor with a new VHDL or Verilog file. Your new HDL file is saved to your /hdl directory; all modules created in the file appear in the Design Hierarchy.

You can use VHDL and Verilog to implement your design.

To create an HDL file:

- 1. In the Design Flow window, double-click Create HDL. The Create new HDL file dialog box opens.
- 2. Select your **HDL Type**. Choose whether or not to **Initialize file with standard template** to populate your file with default headers and footers. The HDL Editor workspace opens.
- 3. Enter a **Name**. Do not enter a file extension; Libero SoC adds one for you. The filename must follow Verilog or VHDL file naming conventions.
- 4. Click OK.

After creating your HDL file, click the **Save** button to save your file to the project.

Using the HDL Editor

The HDL Editor is a text editor designed for editing HDL source files. In addition to regular editing features, the editor provides keyword highlighting, line numbering and a syntax checker.

You can have multiple files open at one time in the HDL Editor workspace. Click the tabs to move between files.

Editing

Right-click inside the HDL Editor to open the Edit menu items. Available editing functions include cut, copy, paste, Go to line, Comment/Uncomment Selection and Check HDL File. These features are also available in the toolbar.

Saving

You must save your file to add it to your Libero SoC project. Select **Save** in the File menu, or click the **Save** icon in the toolbar.

Printing

Print is available from the File menu and the toolbar.

Note: To avoid conflicts between changes made in your HDL files, Microsemi recommends that you use one editor for all of your HDL edits.

HDL Syntax Checker

To run the syntax checker:

In the **Files** list, double-click the HDL file to open it. Right-click in the body of the HDL editor and choose **Check HDL File**.

The syntax checker parses the selected HDL file and looks for typographical mistakes and syntactical errors. Warning and error messages for the HDL file appear in the Libero SoC Log Window.



Commenting Text

You can comment text as you type in the HDL Editor, or you can comment out blocks of text by selecting a group of text and applying the Comment command.

To comment or uncomment out text:

- 1. Type your text.
- 2. Select the text.
- 3. Right-click inside the editor and choose Comment Selection or Uncomment Selection.

Find

In the File menu, choose **Find** and the Find dialog box appears below the Log/Message window. You can search for a whole word or part of a word, with or without matching the case. You can search for:

- Match Case
- Match whole word
- Regular Expression

The Find to Replace function is also supported.

Column Editing

Column Editing is supported. Press ALT+click to select a column of text to edit.

Importing HDL Source Files

To import an HDL source file:

- 1. In the Design Flow window, right-click **Create HDL** and choose **Import Files**. The Import Files window appears.
- 2. Navigate to the drive/folder that contains the HDL file.
- 3. Select the file to import and click **Open**.

Note: SystemVerilog (*.sv), Verilog (*.v) and VHDL (*.vhd/*.vhdl) files can be imported.

Mixed-HDL Support in Libero SoC

You must have ModelSim PE or SE to use mixed HDL in the Libero SoC. You must also have Synplify Pro to synthesize a mixed-HDL design.

When you <u>create a project</u>, you must select a preferred language. The HDL files generated in the flow (such as the post-layout netlist for simulation) are created in the preferred language.

The language used for simulation is the same language as the last compiled testbench. (For example, if tb_top is in Verilog, <fam>.v is compiled.)

If your preferred language is Verilog, the post-synthesis and post-layout netlists are in Verilog 2001.

SmartDesign Testbench

SmartDesign Testbench is a GUI-based tool that enables you to design your testbench hierarchy. Use SmartDesign Testbench to instantiate and connect stimulus cores or modules to drive your design.

You can create a SmartDesign Testbench by right-clicking a SmartDesign component in the Design Hierarchy and choosing **Create Testbench > SmartDesign**.

SmartDesign Testbench automatically instantiates the selected SmartDesign component into the Canvas.

You can also double-click **Create SmartDesign Testbench** in the Design Flow window to add a new SmartDesign testbench to your project.



New testbench files appear in the Stimulus Hierarchy.

SmartDesign Testbench automatically instantiates your SmartDesign component into the Canvas.

You can instantiate your own stimulus HDL or simulation models into the SmartDesign Testbench Canvas and connect them to your DUT (design under test). You can also instantiate Simulation Cores from the <u>Catalog</u>. Simulation cores are simulation models (such as DDR memory simulation models) or basic cores that are useful for stimulus generation (such as Clock Generator, Pulse Generator, or Reset Generator).

Click the Simulation Mode checkbox in the Catalog to view available simulation cores.

HDL Testbench

You can create a HDL Testbench by right-clicking a SmartDesign in the Design Hierarchy and choosing **Create Testbench > HDL**.

HDL Testbench automatically instantiates the selected SmartDesign into the Component.

You can also double-click **Create HDL Testbench** to open the Create New HDL Testbench dialog box. The dialog box enables you to create a new testbench file and gives you the option to include standard testbench content and your design data.

HDL Type

Set your HDL Type: Verilog or VHDL for the testbench.

Name

Specify a testbench file name. A *.v or a *.vhd file is created and opened in the HDL Editor.

Clock Period (ns)

Enter a clock period in nanoseconds (ns) for the clock to drive the simulation. The default value is 100 ns (10 MHz). Libero creates in the testbench a SYSCLK signal with the specified frequency to drive the simulation.

Set as Active Stimulus sets the HDL Testbench as the stimulus file to use for simulations. The active stimulus file/testbench is included in the run.do file that Libero generates to drive the simulation. Setting one testbench as the Active Stimulus is necessary when there are multiple testbenches in the stimulus hierarchy.

Initialize with Standard Template adds boilerplate for a minimal standard test module. This test module does not include an instantiation of the root module under test.

Instantiate Root Design Creates a test module that includes an instance of the root module under test, and clocking logic in the test module which drives the base clock of the root module under test.

Create Ne	w HDL Testbench File	×
HDL Type		
Verilog		
Name:		
Clock Period (ns) :	100	
 Initialize file with 	standard template	
✓ Instantiate Root	Design	
✓ Set as Active Sti	mulus	
Help	Cancel	ĸ

Figure 28 · Create New HDL Testbench File Dialog Box



```
1 -----
                 _____
2 -- Company: <Name>
3 ---
4 -- File: hdl testbench l.vhd
5 -- File history:
6 ---
         <Revision number>: <Date>: <Comments>
7 ---
         <Revision number>: <Date>: <Comments>
8 ---
         <Revision number>: <Date>: <Comments>
9 ---
10 -- Description:
11 ---
12 -- <Description here>
13 ---
14
  -- Targeted device: <Family::SmartFusion> <Die::A2F200M3F> <Package::484 FBGA>
15 -- Author: <Name>
16 ---
17
                    _____
18
19
20 library ieee;
21 use ieee.std_logic_l164.all;
22
23 entity hdl testbench l is
24 end hdl testbench 1;
25
26 architecture behavioral of hdl testbench 1 is
27
28
      constant SYSCLK_PERIOD : time := 100 ns;
29
30
      sigmal SYSCLK : std logic := '0';
31
      signal NSYSRESET : std logic := '0';
32
33
      component test_mss
34
         -- ports
35
         port (
36
             -- Inputs
37
             UART_1_RXD : in std_logic;
38
             UART_0_RXD : in std_logic;
39
             SPI_1_DI : in std_logic;
40
             SPI_0_DI : in std_logic;
41
             MAC CRSDV : in std logic;
42
             MAC RXER : in std logic;
43
44
             MSS_RESET_N : in std_logic;
             CLKA PAD : in std logic;
45
             CLKC PAD : in std logic;
46
             MAC_RXD : in std_logic_vector(1 downto 0);
47
```

Figure 29 · HDL Testbench Example - VHDL, Standard Template and Root Design Enabled

View/Configure Firmware Cores

Use this dialog to select and configure firmware cores (drivers) for your Software IDE project. The Design Firmware tab lists the compatible firmware for the hardware that you have instantiated in your design. In the Design Flow tab, expand **Create Design** and double-click **View/Configure Firmware Cores** to view the DESIGN_FIRMWARE tab.

The Firmware table lists the compatible firmware and drivers based on the hardware peripherals that you have used in your design. Each row represents a firmware core that is compatible with a hardware peripheral in your design. The columns in the Firmware table are:



- Generate Allows you to choose whether you want the files for this firmware core to be generated on disk and added to your Software IDE project. Click the checkbox to generate firmware for each peripheral in your design.
- **Instance Name** This is the name of the firmware instance. This may be helpful in distinguishing firmware cores when you have multiple firmware cores with the same Vendor:Library:Name:Version (VLNV) in your design.
- **Core Type** Firmware Core Type is the Name from the VLNV id of the core. This generally corresponds to the name of the hardware peripheral with which the firmware core is compatible.
- Version Firmware Core Version; you can upgrade or choose a different version via a dropdown menu in this column.
- **Compatible Hardware Instance** The hardware instance in your design that is compatible with this firmware core.

Downloading Firmware

Libero attempts to find compatible firmware located in the IP Vault located on your disk, as well as firmware in the IP Repository via the Internet.

If compatible firmware is found in the IP repository but not on your disk, the row will be italicized, indicating that it needs to be downloaded. To download all firmware cores necessary for your project peripherals, click the **Download All Firmware** icon in the vertical toolbar.

Configuring Firmware

Firmware cores that have configurable options will have a wrench icon in the row. Click the wrench icon to configure the firmware core.

It is important that you check the configuration of your firmware cores if they have configurable options. They may have options that target your software IDE (Keil, IAR or Softconsole), or your processor, that are vital configuration options to getting your system to work properly.

Generating Firmware

Click the Generate icon to export the firmware drivers and software IDE project for your project. The firmware drivers are generated into <project>\firmware and the software workspace is exported to <project>\<toolchain>.</toolchain> could be SoftConsole, IAR or Keil, depending on your software IDE.

The firmware drivers are also copied into the <toolchain> folder.

Changing Firmware Core Versions

You can manually change to the latest version by selecting the drop down in the Version column.

There will often be multiple versions of a firmware cores available for a particular peripheral. The MSS Configurator selects the latest compatible version for a new design.

However, once the firmware has been added to your design, Libero will not automatically change to the latest version if one becomes available.

Note: If a core version is shown in italics it is available in the Web Repository but not in your Vault; you must download the firmware core version to use it in your design.

Generating Sample Projects

Firmware cores are packaged with sample projects that demonstrate their usage. They are packaged for specific tool chains, such as Keil, IAR and SoftConsole

To generate a sample project, right-click the firmware core and choose **Generate Sample Project**, then select your IDE tool chain (such as Keil), and choose from the list of available samples.

You will be prompted to select the destination folder for the sample project.

Once this project is generated you can use it as a starting point in your Software IDE tool or use the example project as a reference on how to use the firmware driver.



Fabric Peripherals

Libero SoC also attempts to find compatible firmware for soft (fabric) peripherals that you have added in your toplevel SmartDesign if that top-level is Set as Root.

To set your top-level design as a root, right-click your top-level design in the Design Hierarchy and choose **Set as Root**. The root component appears in bold.

The figure below shows CoreGPIO, CorePWM and CoreUARTapb soft cores that have been added into your toplevel SmartDesign.

Project	File	Edit Viev	v Design	Tools SmartDesign Help				
			20	😂 🖸 📄 🛛 🔁				
8	SD	smartfusior	n_project (I smartfusion_project_N	155 🗵 🧧 DESIGN_FIRM	WARE 🔀 💧		
_		Generate		Instance Name	Core Type	Version	Compatible Hardware Instance	
۲	1	v	<u>s</u>	CoreGPIO_Driver_0	CoreGPIO_Driver	3.0.101 👻	smartfusion_project:CoreGPIO_0	
	2	v	ŝ	CorePWM_Driver_0	CorePWM_Driver	2.1.107 👻	smartfusion_project:corepwm_0	
	3	v	ß	CoreUARTapb_Driver_0	CoreUARTapb_Driver	3.0.105 👻	smartfusion_project:CoreUARTapb_0	
	4	v	ø 🗿	HAL_0	HAL	2.1.102 👻	smartfusion_project_MSS	
	5	•) 1	MSS_ACE_Driver_0	MSS_ACE_Driver	2.2.101 👻	smartfusion_project_MSS:MSS_ACE_0	
	6		F	MSS_Ethernet_MAC_Driver_0	MSS_Ethernet_MAC_Driver	2.0.103	smartfusion_project_MS5:MS5_MAC_0	
	7		Î	MSS_GPIO_Driver_0	MSS_GPIO_Driver	2.0.105 🗸	smartfusion_project_MS5:MS5_GPIO_0	
	8		Ĩ	MSS_IAP_Driver_0	MSS_IAP_Driver	2.2.101 👻	smartfusion_project_MS5	
	9	v	A	MSS_MAC_Driver_0	MSS_MAC_Driver	1.0.1	smartfusion_project_MSS:MSS_MAC_0	_

Figure 30 · Firmware Cores Tab (DESIGN_FIRMWARE)

See Also

Exporting Firmware and the Software IDE Workspace Running Libero SoC from your Software Tool Chain Software IDE Integration

Designing with Blocks

Designing with Designer Block Components

Designer Blocks (also generically called "components") enable you to partition a design and optimize critical sections. You can reuse them later in new applications, ensuring consistent performance. Designing with blocks enables multiple designers to work independently on parts of a single design.

Designer Block Advantages

- You can focus on the timing of critical blocks and ensure the timing across the blocks meets requirements before proceeding to the top-level flow.
- Changes in other blocks have no impact on your own block, you can re-use your block without re-calculating the timing.
- The block can be re-used in multiple designs
- Shorter verification time. You need to re-verify only the portion of the design that has changed.

Designer Block Features

- You can create a Designer Block with or without I/Os.
- A Designer Block can be synthesized, simulated, and placed-and-routed the same way as a regular design.
- You can lock the place-and-route of the Designer Block to ensure performance does not change.



- Performance and place-and-route can be fixed absolutely; however these rules can be relaxed gradually, if necessary, to ensure that you can integrate the Designer Block into your <top> project.
- You can use all the features in Designer Blocks in <u>SmartDesign</u>.

Use Designer Blocks When

- The design is congested (uses 90% of the resources on a given die).
- You have difficulty meeting timing by doing the design in its entirety. Blocks enable you to compartmentalize the design and optimize sections before you optimize the entire design.
- You want to re-use some elements of your design.
- You want to use the identical elements multiple times in a single design.

You cannot use Designer Blocks with all families, they are family and die specific; if your Designer Block has I/Os it is also package specific.

Supported Families

SmartFusion, IGLOO, ProASIC3, Fusion

Designer Blocks and Synthesis

You must run the synthesis tool in No I/O mode when you create your component. The Designer Block is not a full design; Libero SoC sets this option for Synplify if you Enable Designer Block creation.

When you Publish a Designer Block, the Project Manager creates a timing shell that enables the synthesis tool to better synthesize the <top> project. The timing shell is named <blockname>_syn.v(.vhd) if you are using Synplify or
solockname>_pre.v(.vhd) if you are using Precision.

When you are working in your <top> project, the synthesis tool does not know how many globals you have in your Designer Block, or if there will be clock sharing. The synthesis tool promotes as many globals as it can and if you have globals in the Designer Block you will exceed the total number of globals allowed in your device.

In this case, you must limit the number of globals added by the synthesis tool so that the total number (Designer Block plus <top> project) does not exceed the number available on your device.

To add an internal global, you can use either the Synplify constraints editor (SCOPE) or an SDC file.

For example, to add a CLKINT after a CLK port, the command is:

define_attribute {n:CLK} syn_insert_buffer {CLKINT}

See Also

<u>Creating a component in Designer</u> Creating a component in Libero SoC

Managing I/Os in a Designer Block Component

If you use I/Os in your Designer Block, use the following rules:

- If the I/O is placed in the block, placement and VCCI of the I/O cannot be changed in the <top> design.
- The register combining option cannot be changed in the <top> design.
- Attributes and Vref pins can be changed if the values are legal (the I/O will not be unplaced).

Globals and Designer Block Components

You must manage your globals when creating a Designer Block to ensure that you have some available after you import the Block into your <top> project.

There is no limit to the number of globals you can use in a Designer Block.



Global Sharing

You can share a global between the Designer Block and the <top> project. You must:

- Use an internal global in the Designer Block.
- Drive the global port in the <top> project with a global net.

Libero SoC removes the internal global and re-routes the entire net.

You can use other global macros in the Designer Block, but you cannot share them with the <top> project. Global Sharing with SmartFusion, IGLOO, ProASIC3 and Fusion - Use CLKINT in the Designer Block to share the global in the component with the <top> project.

See the list of Physical Design Constraint (PDC) files for more information on how to assign constraints.

Local Clock

You can use local clocks in your component to save on globals, but you may need to do some floorplanning in your <top> project.

Limitations

When you create your block, you cannot assign a port-connected net to a local clock.

The routing for local clocks from the blocks cannot always be preserved.

For all other families, local clocks are rerouted only if they are used in more than one block. The local clock constraint is preserved and the only difference in the routing is from the driver to the entry point of the clock network (when it gets to the clock network you end up with the same routing since the macros are locked in the same location).

Designer Block Compile Report

If you instantiate Designer Blocks in your design, the Compile report includes a description of the blocks you used. The report appears in the Log window after Compile is complete.

The report lists the name of the module, the name of the instance, the number of macros and nets used in the blocks, and information on how conflicts between blocks were resolved by the Compile options or PDC commands (if any). For example:

```
Block Information Report :
_____
Conflict resolution from Compile options :
_____
    Placement : Resolve conflict/Keep and Lock non conflicting placement
     Routing : Resolve conflict/Keep and Lock non conflicting routing
     _____
     Block Name : core1
    Instance Name : core1_inst
     | Locked | Total
     _____
     Instances | 4 | 4 (100.00%)
     Nets | 3 | 3 (100.00%)
     _____
    Block Name : corel
    Instance Name : corel1_inst
    PDC Constraints :
     _____
```



Move : move_block -inst_name {corel1_inst} -left 10 -up 0 -non_logic UNPLACE | Locked | Total ------Instances | 4 | 4 (100.00%) Nets | 0 | 3 (0.00%)

Designer Block Component Limitations

If you instantiate the same Designer Block many times in the <top> design, only the first instance retains the place-and-route information (if it has any); the others do not. Only the netlist is preserved.

To preserve the relative placement and routing of other blocks you must move the blocks using a PDC command. This PDC file must be imported as a source file along with the netlist(s) and CDB files. If possible, routing is preserved when you move the blocks with a PDC command.

See the move_block PDC command for more information.



Creating a Designer Block Component in Libero SoC

Creating a Designer Block Component in Libero SoC

You must create two Libero SoC projects in order to instantiate your Designer Block in Libero SoC: one to create and publish your Designer Block, and another in which to instantiate your Designer Block. This section describes how to create your Designer Block.

See Instantiating a Designer Block in Libero SoC for more information.

The general design flow for creating a Designer Block in Libero SoC is shown in the figure below.




Figure 31 · Create a Designer Block Flow in Libero SoC

To create a Designer Block in Libero SoC with a new design:

- 1. Start a <u>new project</u>. You must select a family that supports Block designs (SmartFusion2, SmartFusion, IGLOO, ProASIC3, Fusion). After your project opens, from the **Project** menu, choose **Settings > Flow**, and click the **Enable Block Creation** checkbox.
- 2. Create a design in Libero SoC (standard design flow create RTL, synthesize, run place-and-route and generate the block using Designer).


To create a Designer Block in the Libero SoC with an existing design, open your design and from the **Project** menu, choose **Setting > Flow**, and click the **Enable Block Creation** checkbox. Note that your design must use a device family that supports Designer Blocks (SmartFusion2, SmartFusion, IGLOO, ProASIC3, Fusion).



Instantiating a Designer Block in Libero SoC

You must have two projects in order to instantiate your Designer Block in Libero SoC: one to create and publish your Designer Blocks, and another in which to instantiate your Designer Block. This topic and the flow shown in the figure below describe how to instantiate your Designer Block in the Libero SoC.

See <u>Creating a Designer Block in Libero SoC</u> for information on how to create a Designer Block. You can also import your Designer Blocks into <u>SmartDesign</u>.





To instantiate (import) a Designer Block in Libero SoC, <u>import</u> your design netlist and CXF file(s). The CXF file imports all the files you need for your Designer Block. After you import your files, the design flow is the same as regular Libero SoC designs. There is no limit to the number of CXF files you can import, but you cannot import the same Designer Block more than once, and the family and device for your imported block must match your project.

After you import the CXF file, the Project Manager displays the imported files in the Design Hierarchy tab.

The Designer Block(s) you instantiate must have the same family and die (and package, if it contains I/Os) as your current <top> project. If the family, die, and package do not match, Libero SoC asks if you want to change the current setting to match the one from the Designer Block.



The Project Manager passes all the Designer Block files to Designer automatically.

Note:

- Disable Designer Block creation when you import a component into your <top> project. If you are using a Designer Block component to create another Designer Block, leave it enabled.
- If you already have an HDL component with the same name as the one you imported, the new Designer Block component is not be used by default. You must and right-click the Designer Block component in the Project Manager and choose **Use this file** to make it use your Designer Block.

Verify Pre-Synthesized Design - Simulate

To perform pre-synthesis simulation, double-click **Simulate** under Verify Pre-Synthesized Design in the Design Flow window. Alternatively, in the Stimulus Hierarchy right-click the testbench and choose **Simulate Pre-Synth Design > Run**.

If you want to perform pre-layout simulation with the post-synthesized netlist, in the Design Flow window, under Verify Post-Synthesized Implementation, double-click **Generate Simulation File** and then double-click **Simulate**.

The default tool for RTL simulation in Libero SoC is ModelSim[™] ME Pro or ModelSim ME. ModelSim ME works with all levels of Libero SoC license (Eval, Silver, Gold and Platinum) whereas ModelSim Pro ME works with all levels of Libero SoC license except Silver.

ModelSim ME and ModelSim ME Pro are custom editions of ModelSim PE that are integrated into Libero SoC's design environment. ModelSim for Microsemi is an OEM edition of Mentor Graphics ModelSim tools. ModelSim ME Pro supports mixed VHDL, Verilog, and SystemVerilog simulation but ModelSim ME does not. Both ModelSim editions only work with Microsemi simulation libraries and they are supported by Microsemi.

Other editions of ModelSim are supported by Libero SoC. To use other editions of ModelSim, do not install ModelSim ME from the Libero SoC media.

Note: ModelSim for Microsemi includes online help and documentation. After starting ModelSim, click the *Help* menu.

See the following topics for more information on simulation in Libero SoC:

- Simulation Options
- Selecting a Stimulus File for Simulation
- Selecting additional modules for simulation
- Performing Functional Simulation

Simulation

Simulation Options

You can set a variety of simulation options for your project.

To set your simulation options:

- 1. From the **Project** menu, choose **Project Settings**.
- 2. Click the simulation option you wish to edit: DO file, Waveforms, or Vsim commands.
- 3. Click Close to save your settings.

DO File

- Use automatic Do file Select to execute the wave.do or other specified Do file. Use the wave.do file to customize the ModelSim Waveform window display settings.
- Simulation Run Time Specify how long the simulation should run in nanoseconds. If the value is 0, or if the field is empty, there will not be a run command included in the run.do file.
- **Testbench module name** Specify the name of your testbench entity name. Default is "testbench," the value used by WaveFormer Pro.
- **Top Level instance name** Default is <top_0>, the value used by WaveFormer Pro. The Libero SoC replaces <top> with the actual top level macro when you run ModelSim.



- Generate VCD file Select this checkbox to have ModelSim automatically generate a VCD file based on the current simulation. VCD files can be <u>used in SmartPower</u>. For best results, Microsemi recommends that a postlayout simulation be used to generate the VCD.
- VCD filename Specify the name of the VCD file that will be automatically generated by ModelSim
- User defined DO file Available if you opt not to use the automatic DO file. Input the path or browse to your user-defined DO file.
- DO Command parameters Text in this field is added to the DO command.

Waveforms

- Include DO file Including a DO file enables you to customize the set of signal waveforms that will be displayed in ModelSim.
- **Display waveforms for** You can display signal waveforms for either the top-level testbench or for the design under test. If you select top-level testbench then Libero SoC outputs the line 'add wave /testbench/*' in the DO file run.do. If you select DUT then Libero SoC outputs the line 'add wave /testbench/*' in the run.do file.
- Log all signals in the design Saves and logs all signals during simulation.

Vsim Commands

- SDF timing delays Select Minimum, Typical, or Maximum timing delays in the back-annotated SDF file.
- **Resolution**: The default is family-specific, but you can customize it to fit your needs. Some custom simulation resolutions may not work with your simulation library. For example, simulation resolutions above 1 ps will cause errors if you are using ProASIC3 devices (the simulation errors out because of an infinite zero-delay loop). Consult your simulation help for more information on how to work with your simulation library and detect infinite zero-delay loops caused by high resolution values.

Family	Default Resolution
ProASIC3	1 ps
IGLOO	1 ps
SmartFusion and Fusion	1 ps
SmartFusion2	1 fs
IGLOO2	1 ps
RTG4	1 ps

• Additional options: Text entered in this field is added to the vsim command.

Simulation Libraries

- Verilog (or VHDL) library path Enables you to choose the default library for your device, or to specify
 your own library. Enter the full pathname of your own library to use it for simulation.
- Restore Defaults: Restores factory settings.

Selecting a Stimulus File for Simulation

Before running simulation, you must associate a testbench. If you attempt to run simulation without an associated testbench, the Libero SoC Project Manager asks you to associate a testbench or open Model *Sim* without a testbench.

To associate a stimulus:

- 1. Run simulation or in the Design Flow window under Verify Pre-Synthesized Design right-click **Simulate** and choose **Organize Input Files > Organize Stimulus Files**. The Organize Stimulus Files dialog box appears.
- Associate your testbench(es): In the Organize Stimulus Files dialog box, all the stimulus files in the current project appear in the Source



Files in the Project list box. Files already associated with the block appear in the Associated Source Files list box.

In most cases you will only have one testbench associated with your block. However, if you want simultaneous association of multiple testbench files for one simulation session, as in the case of PCI cores, add multiple files to the Associated Source Files list.

- **To add a testbench**: Select the testbench you want to associate with the block in the Source Files in the Project list box and click **Add** to add it to the Associated Source Files list.
- To remove a testbench: To remove or change the file(s) in the Associated Source Files list box, select the file(s) and click **Remove**.
- **To order testbenches**: Use the up and down arrows to define the order you want the testbenches compiled. The top level-entity should be at the bottom of the list.
- 3. When you are satisfied with the Associated Source Files list, click **OK**.

Selecting Additional Modules for Simulation

Libero SoC passes all the source files related to the top-level module to simulation.

If you need additional modules in simulation, in the Design Flow window right-click **Simulate** and choose **Organize Input Files > Organize Source Files**. The Organize Files for Simulation dialog box appears.

Select the HDL modules you wish to add from the Simulation Files in the Project list and click Add to add them to the Associated Stimulus Files list

Performing Functional Simulation

To perform functional simulation:

- 1. Create your testbench.
- Right-click Simulate (in the Design Flow window, Implement Design > Verify Post-Synthesis Implementation > Simulate) and choose Organize Input Files > Organize Simulation Files from the right-click menu. In the Organize Files for Source dialog box, all the stimulus files in the current project appear in the Source Files in the Project list box. Files already associated with the block appear in the Associated Source Files list box.

In most cases you will only have one testbench associated with your block. However, if you want simultaneous association of multiple testbench files for one simulation session, as in the case of PCI cores, add multiple files to the Associated Source Files list.

- **To add a testbench**: Select the testbench you want to associate with the block in the Source Files in the Project list box and click **Add** to add it to the Associated Source Files list.
- To remove a testbench: To remove or change the file(s) in the Associated Source Files list box, select the file(s) and click Remove.
- 3. When you are satisfied with the Associated Simulation Files list, click OK.
- 4. To start ModelSim ME, right-click **Simulate** in the Design Hierarchy window and choose **Open Interactively**.

ModelSim starts and compiles the appropriate source files. When the compilation completes, the simulator runs for 1 \square s and the Wave window opens to display the simulation results.

- 5. Scroll in the Wave window to verify that the logic of your design functions as intended. Use the zoom buttons to zoom in and out as necessary.
- 6. From the File menu, select Quit.

Performing DirectCore Functional Simulation

Libero SoC overwrites all the existing files of the Core when you import a DirectCore project (including testbenches). Save copies of your project stimulus files with new names if you wish to keep them.

You must import a DirectCore BFM file into the Libero SoC in order to complete functional simulation (the BFM is a stimulus file that you can edit to extend the testbench). VEC files are generated automatically from the BFM when you run ModelSim.



The SoC Project Manager overwrites your BFM file if you re-import your project. Edit and save your BFM outside the Libero SoC project to prevent losing your changes. After you re-import your DirectCore project, you can import your modified BFM again.

To perform functional simulation of a DirectCore project:

- 1. Right-click a stitched module of the DirectCore project and select Set as root.
- 2. To start ModelSim ME, right-click **Simulate** in the Design Hierarchy window and choose **Open Interactively**.

ModelSim starts and compiles the appropriate source files. When the compilation completes, the simulator runs for 1 \square s and the Wave window opens to display the simulation results.

- 3. Scroll in the Wave window to verify that the logic of your design functions as intended. Use the zoom buttons to zoom in and out as necessary.
- 4. From the File menu, select Quit.



Constraints Overview

I/O Constraints (PDC Files)

The software enables you to specify the physical constraints to define the size, shape, utilization, and pin/pad placement of a design. You can specify these constraints based on the utilization, aspect ratio, and dimensions of the die. The pin/pad placement depends on the external physical environment of the design, such as the placement of the device on the board.

Timing Constraints (SDC Files)

Timing constraints represent the performance goals for your designs. Software uses timing constraints to guide the timing-driven optimization tools in order to meet these goals.

You can set timing constraints either globally or to a specific set of paths in your design.

You can apply timing constraints to:

- Specify the required minimum speed of a clock domain
- Set the input and output port timing information
- Define the maximum delay for a specific path
- Identify paths that are considered false and excluded from the analysis
- Identify paths that require more than one clock cycle to propagate the data
- Provide the external load at a specific port

To get the most effective results you need to set the timing constraints close to your design goals. Sometimes slightly tightening the timing constraint helps the optimization process to meet the original specifications.

Floorplanning Constraints (PDC files)

You can use a PDC file to control floorplanning. Import a Floorplanning PDC file to:

- <u>Create Regions</u>
- Assign logic to regions
- Assign nets to regions
- Floorplan a Designer Block

Note: For SmartFusion2, IGLOO2 and RTG4, do not mix I/O Constraints and Floorplanning Constraints in the same PDC file. If you do, Libero SoC errors out with an invalid constraint error.



Create Constraints - SmartFusion2

I/O Constraints - SmartFusion2, IGLOO2, and RTG4

SmartFusion2, IGLOO2, and RTG4 I/O constraints are PDC files. Note that for these devices I/O constraint PDC files are separate from Floorplan constraint PDC files; if you try to import a PDC file that contains both I/O and Floorplan constraints, Libero SoC errors out with an invalid constraint error.

Libero SoC generates an I/O PDC file automatically if you explicitly add/modify your I/O Constraints in the <u>post-</u> <u>Compile I/O Editor</u>. Your new I/O PDC file is added to the project and marked as Used.

I/O Constraints enables you to:

Import Files - If you do not have a compiled project, right-click I/O Constraints and choose Import Files to open the <u>Import Files dialog box</u> and import I/O constraint files (*.pdc files).

Create a New Constraint from Your Root Module - Right-click and choose Create a New Constraint from your Root Module to create a new constraint if you already have a compiled project.

Link Files - Right-click **I/O Constraints** and choose **Link Files** to link PDC constraint files from other projects. Linked files are not copied into your local project directory; instead the path is stored in your project, enabling you (or others) to update the file separately from Libero SoC. If your linked file is updated then the Project Manager indicates that the file has been changed and asks you if you wish to recompile, as appropriate.

Linked files appear in your **Files window** (**View > Windows > Files**), where they can be opened, deleted from the project, updated, or unlinked and copied to your local project.

Once you import an I/O Constraint file you can double-click the file in the **Design Flow** window (**Create Constraints > I/O Constraints > <filename>**) to open it in the Libero text editor, or right-click the file to:

Use for Compile - Includes the constraint file when you run Compile.

Open in Text Editor - Opens the file in the Text Editor so that you can update the code manually.

Save as - Opens the Save As dialog box, enables you to save the constraint with a different filename. This is useful if you want to preserve the settings of a particular constraint.

Delete from Project - Removes the file from the project.

Delete from Disk and Project - Removes the file from the project and deletes it from the disk.



I/O Editor - SmartFusion2, IGLOO2, RTG4

For Classic Constraint Flow: Double-click I/O Constraints (in the Libero SoC Design Flow window, Implement Design > Edit Constraints > I/O Constraints) to start the I/O Editor.

The I/O Editor opens and displays all assigned and unassigned I/O macros and their attributes in a spreadsheet format.

Use I/O Attribute Editor to:

- View, sort, select, and edit common and device-specific I/O attributes
- Lock and unlock assigned attributes

You can view the I/O attributes by port or by package pin. Click the **Ports** tab to view I/O attributes by port name. Click the **Package Pins** tab to view I/O attributes by pin number.

Each row corresponds to an I/O macro (port) or a pin in the design, depending on the view displayed. The column headings specify the names of the I/O attributes in your design. The first four column headings are standard for all families so they will not change. However, the other column headings will change depending on the family you are designing for. For some I/O attributes, you will choose from a drop-down menu; for others, you might enter a value.

To edit I/O attributes:

- 1. Select an I/O standard for each I/O macro in your device.
- 2. Select I/O attributes that are available for your selected I/O standard.

Por	ts Package P	ins Packag	e Viewer							
	Port Name 1	Direction 💌	I/O Standard 💌	Pin Number 💌	Locked 💌	Macro Cell 💌	Bank Name 💌	I/O state in Flash*Freeze mode 💌	Resistor Pull 💌	1
	CLK	Input	LVCMOS25	H1		ADLIB:INBUF	Bank7	TRISTATE	None	
	d0[0]	Input	LVCMOS25	C7		ADLIB:INBUF	Bank0	TRISTATE	None	
	d0[1]	Input	LVCMOS25	E12		ADLIB:INBUF	Bank0	TRISTATE	None	
	d0[2]	Input	LVCMOS25	A9		ADLIB:INBUF	Bank0	TRISTATE	None	
	d0[3]	Input	LVCMOS25	A6		ADLIB:INBUF	Bank0	TRISTATE	None	
	d0[4]	Input	LVCMOS25	B5		ADLIB:INBUF	Bank0	TRISTATE	None	
	d0[5]	Input	LVCMOS25	A8		ADLIB:INBUF	Bank0	TRISTATE	None	
	d0[6]	Input	LVCMOS25	A11		ADLIB:INBUF	Bank0	TRISTATE	None	
	d0[7]	Input	LVCMOS25	B7		ADLIB:INBUF	Bank0	TRISTATE	None	
0	d1[0]	Input	LVCMOS25	F14		ADLIB:INBUF	Bank0	TRISTATE	None	
1	d1[1]	Input	LVCMOS25	D9		ADLIB:INBUF	Bank0	TRISTATE	None	
			m							•
EM	essages 😵 Errors	🗼 Warnings 🌘	🕽 Info							

Common I/O Attributes

The I/O Attribute Editor displays common attributes for all I/O macros:

- Port Name indicates the I/O macro name.
- Group identifies the group name.
- Macro Cell indicates the type of I/O macro.
- Pin Number indicates the current pin assignment.
- Locked, if checked, indicates that you cannot change the current pin assignment during layout.



In addition to the common I/O attributes, the I/O Attribute Editor displays device-specific attributes such as I/O Standard, Skew, and Output Load. Only attributes applicable to a specific device appear in the I/O Attribute Editor table.

Specifying an I/O Standard

Use the I/O Standard column to select an I/O specification for each pin.

If required to match the I/O standard, other I/O attributes, such as I/O threshold, slew, and loading, are automatically set to their default settings; you cannot edit these defaults.

You can change the I/O standards only for a generic I/O buffer to any of the legal I/O standards.

To specify an I/O standard:

- 1. Click the I/O Standard cell in the desired macro row.
- 2. Type or select a supported I/O standard from the drop-down list.

For devices that support I/O banks , the list is restricted to legal choices only. When an I/O is assigned, the I/O standards available for that I/O are limited to what the I/O bank location can support.

Note: Changing an I/O standard may also unassign existing I/Os. In addition, when a macro is assigned an I/O standard, the I/O bank is automatically assigned the voltages VCCI and VREF, if necessary. Unassigning this macro will undo these assignments as well.

I/O Bank Settings

To change I/O Bank Settings in SmartFusion2, IGLOO2, RTG4 devices:

- 1. Click the I/O Bank Settings button 🐫.
- 2. Choose the Bank you wish to modify. When you select your I/O Bank, the list of Available and Disabled Technologies appears in the I/O Bank Settings dialog box (as shown in the figure below).



I/O Bank Settings				8 ×
Bank Choose Bank: Bank0 - DDRIO	- Loc	cked		
Voltage Selection				
	Range	Min	Typical	Max
VDDI: Unassigned 🔹	N/A	N/A	N/A	N/A
VREF: Unassigned 💌				
Change I/O technology to Available Technologies			sabled Technolo	ogies
		HSTL18II HSTLI HSTLI		
		LPDDRI		
		LPDDRII		E
		LVCMOS12 LVCMOS15		
		LVCMOS13		
		LVCMOS25		
		SSTL15I		
		SSTL15II SSTL18I		-
Help			ОК	Cancel

Figure 33 · I/O Bank Settings

3. Leave the **Use default pins for VREFs** option selected to set default VREF pins and unset non-default VREF pins. If you unselect this option when setting a new VREF technology, no VREF pins are set. If you unselect this option when default VREF pins are already set, it unsets them.

If the **Use default pins for VREFs** option is selected when you click **OK** or **Apply**, the software: 1) determines if setting default VREF pins causes any I/O macros to become unassigned, and if so, displays a warning message enabling you to cancel this operation, 2) determines if unsetting non-default VREF pins causes any I/O macros to become unassigned, and if so, displays a warning message enabling you to cancel this operation, 2) determines if unsetting non-default VREF pins causes any I/O macros to become unassigned, and if so, displays a warning message enabling you to cancel this operation, and 3) sets default VREF pins and unsets non-default VREF pins.

4. Click to Unplace pins on VCCI/VCCR change, if necessary.

Auto-Assign I/O Banks

The I/O Bank Assigner tool runs automatically when you run Layout. You can also use this tool from within the I/O Editor. The I/O Bank Assigner tool automatically assigns technologies and VREF pins (if required) to every I/O



bank that does not currently have any technologies assigned to it. This tool is available when at least one I/O bank is unassigned.

Each time you run the I/O Bank Assigner, it unassigns all technologies from all I/O banks and then re-assigns them when it finds a feasible solution. To prevent I/O Bank Assigner from unassigning and re-assigning I/O technologies each time you run it, lock the I/O banks by selecting **Locked** in the <u>I/O Bank Settings</u> dialog box or by importing the set_iobanks PDC command with its -fixed argument set to YES.

To automatically assign technologies to I/O banks, in Project Manager, in the **I/O Attribute Editor** choose **Tools>Auto-Assign I/O Banks**.

Messages appear in the Output window informing you when the automatic I/O bank assignment begins and ends. If the assignment is successful, **I/O Bank Assigner completed successfully** appears in the Output window.

If the assignment is not successful, an error message appears in the Output window.

Note: All I/O technologies assigned to I/O banks by the I/O Bank Assigner in Layout are unlocked. To undo the I/O bank assignments, choose **Undo** from the **Edit** menu. Undo removes the I/O technologies assigned by the I/O Bank Assigner. It does not remove the I/O technologies previously assigned. To redo the changes undone by the Undo command, choose **Redo** from the **Edit** menu.

Assigning Pins in Package View

I/O Editor includes a Package Pins view in addition to its Ports view. Click the **Package Pins** tab to display your I/O attributes by package pin number. This view makes it easier to assign address/data ports to adjacent pins. Additionally, it enables you to assign VREF pins (which you cannot do in Ports view) and to sort on banks.

Package Pins View

The Package Pins View displays all columns shown in the Ports view plus the following additional columns:

- Function
- Dedicated
- VREF
- User Reserved

Function is the functionality of the I/O (for example, GND or ground). See the datasheet for your device for details about each function.

Dedicated determines whether the pin is reserved for some special functionality, such as UJTAG / Analog Block / XTL pads inputs.

VREF (Voltage referenced), if checked, assigns the selected pin as a VREF. This column only appears for devices that support VREF (IGLOOe, Fusion, SmartFusion, ProASIC3L, ProASIC3E, SmartFusion2, IGLOO2, RTG4). A device supports VREF if one or more of its I/O banks support VREF. IGLOO (excluding IGLOOe) and ProASIC3 (excluding ProASIC3L A3PE3000L and ProASIC3E) devices are not supported.

User Reserved, if checked, reserves the pin for use in another design. When a pin is reserved, you cannot assign it to a port. To unreserve the pin, deselect the **User Reserved** check box.

Timing Constraints - SmartFusion2, IGLOO2, RTG4

Timing Constraints enables you to:

Import Files - Double-click Timing Constraints to open the <u>Import Files dialog box</u> and import timing constraint files (*.sdc files).

Link Files - Right-click Timing Constraints and choose Link Files to link SDC constraint files from other projects. Linked files are not copied into your local project directory; instead the path is stored in your project, enabling you (or others) to update the file separately from Libero SoC. If your linked file is updated then the Project Manager indicates that the file has been changed and asks you if you wish to recompile, as appropriate.

Linked files appear in your Files window (**View > Windows > Files**), where they can be opened, deleted from the project, updated, or unlinked and copied to your local project.



Once you import or generate a Timing Constraint file, you can double-click the file in the **Design Flow** window (**Create Constraints > Timing Constraints > <filename>**) to open it in the <u>Text Editor</u>, right-click the file to:

Use for Synthesis - Uses the file for synthesis.

Use for Compile - Includes the file during Compile.

Open in Text Editor - Opens the file in the Project Manager Text Editor.

Save as - Opens the Save As dialog box, enables you to save the constraint in a different location and/or filename. This is useful if you want to preserve the settings of a particular constraint, or to save it outside your project.

Delete from Project - Removes the file from the project.

Delete from Disk and Project - Removes the file from the project and deletes it from the disk.

Floorplan Constraints - SmartFusion2, IGLOO2, RTG4

SmartFusion2, IGLOO2, RTG4 Floorplan constraints are PDC files. Floorplan constraint PDC files are separate from I/O constraint PDC files; if you try to import a PDC file that contains both I/O and Floorplan constraints then Libero SoC errors out with an invalid constraint error.

Floorplan Constraints enables you to:

Import Files - Double-click Floorplan Constraints to open the <u>Import Files dialog box</u> and import Floorplan constraint files (*.pdc files).

Link Files - Right-click FloorPlan Constraints and choose Link Files to link PDC constraint files from other projects. Linked files are not copied into your local project directory; instead the path is stored in your project, enabling you (or others) to update the file separately from Libero SoC. If your linked file is updated then the Project Manager indicates that the file has been changed and asks you if you wish to recompile, as appropriate.

Linked files appear in your **Files window** (**View > Windows > Files**), where they can be opened, deleted from the project, updated, or unlinked and copied to your local project.

Once you import Floorplan Constraint file you can double-click the file in the **Design Flow** window (**Create Constraints > Floorplan Constraints > <filename>**) to open it in the Text Editor, or right-click the file to:

Use for Compile - Includes the constraint file when you run Compile.

Open in Text Editor - Opens the file in the Project Manager Text Editor.

Save as - Opens the Save As dialog box, enables you to save the constraint with a different filename. This is useful if you want to preserve the settings of a particular constraint.

Delete from Project - Removes the file from the project.

Delete from Disk and Project - Removes the file from the project and deletes it from the disk.



Implement Design

Synthesize (Classic Constraint Flow)

Double-click **Synthesize** to run synthesis on your design with the default settings specified in the synthesis tool. If you want to run the synthesis tool interactively, right-click **Synthesize** and choose **Open Interactively**. If you

open your tool interactively, you must complete synthesis from within the synthesis tool.

The default synthesis tool included with Libero SoC is Synplify Pro ME. If you want to use a different synthesis tool, you can change the settings in your Tool Profiles.

You can organize input synthesis source files via the Organize Source Files dialog box.

Synthesize Options

Some families enable you to set or change synthesis configuration options for your synthesis tool. To do so, in the Design Flow window, expand **Implement Design**, right-click **Synthesize**, and choose **Configure Options**. This opens the Synthesize Options dialog box.



Synthesize Options				8 ×
Global Nets				
Minimum number of clock pins:		2		
Minimum number of asynchron	ous pins:	12		
Minimum number of data pins:		5000		
Optimizations				
Enable retiming				
RAM optimized for:	High s	peed	O Low power	
Additional options for SynplifyP	Pro synthe	sis		
Script file:):/synthes	size.tcl		
Additional options:	set_option set_optoin	n -run_prop_extrac n -maxfan 10000;	t 1; 	
Help			ОК	Cancel

Figure 34 · Synthesize Options Dialog Box

Global Nets (Promotions and Demotion)

Use the following options to specify to the Synthesis tool the threshold value beyond which the Synthesis tool promotes the pins to globals:

- **Minimum number of clock pins** specifies the threshold value for Clock pin promotion. The Default value is 2.
- **Minimum number of asynchronous pins** specifies the threshold value for Asynchronous pin promotion. The default is 12 for all dies of SmartFusion2 and IGLOO2 families and the RT4G150 die of the RTG4 family. This option is not available for the RT4G150_ES die.
- **Minimum number of data pins** specifies the threshold value for data pin promotion to global resources. It is the minimum fanout of data (non-clock) nets to be kept on globals (no demotion). The default is 5000 (must be between 1000 and 200000).



Optimizations

Enable retiming – Check this box to enable Retiming during synthesis. Retiming is the process of automatically moving registers (register balancing) across combinational gates to improve timing, while ensuring identical logic behavior. The default is no retiming during synthesis.

Use this option to guide the Synthesis tool to optimize RAMs to achieve your design goal:

- **High speed** RAM Optimization is geared toward Speed. The resulting synthesized design achieves better performance (higher speed) at the expense of more FPGA resources.
- Low power RAM Optimization is geared toward Low Power. RAMS are inferred and configured to ensure the lowest power consumption.

Additional options for Synplify Pro synthesis

Script file

Click the Browse button to navigate to a Synplify Tcl file that contains the Synplify Pro-specific options. Libero passes the options in the Tcl file to Synplify Pro for processing.

Additional options

Use this field to enter additional Synplify options. Put each additional option on a separate line.

Note: Libero passes these additional options "as-is" to Synplify Pro for processing. Libero does not perform any syntax checks for these options. All these options are set on the Active Implementation only.

The list of recommended Synthesis Tcl options below can be added or modified in the Tcl Script File or Additional Options Editor.

Note: The options from the Additional Options Editor will always have priority over the Tcl Script file options if they are same.

```
set_option -use_fsm_explorer 0/1
set_option -frequency 200.000000
set_option -write_verilog 0/1
set_option -write_vhdl 0/1
set_option -resolve_multiple_driver 1/0
set_option -rw_check_on_ram 0/1
set_option -auto_constrain_io 0/1
set_option -run_prop_extract 1/0
set_option -default_enum_encoding default/onehot/sequential/gray
set_option -maxfan 30000
set_option -report_path 5000
set_option -update_models_cp 0/1
set_option -preserve_registers 1/0
set option -continue on error 1/0
set_option -symbolic_fsm_compiler 1/0
set_option -compiler_compatible 0/1
set_option -resource_sharing 1/0
set_option -write_apr_constraint 1/0
set_option -dup 1/0
set_option -enable64bit 1/0
set_option -fanout_limit 50
set_option -frequency auto
set_option -hdl_define SLE_INIT=2
set_option -hdl_param -set "width=8"
set_option -looplimit 3000
set_option -fanout_guide 50
set_option -maxfan_hard 1/0
```



```
set_option -num_critical_paths 10
set_option -safe_case 0/1
```

Any additional options can be entered through the Script File or Additional Options Editor. All of these options can be added and modified outside of Libero through interactive SynplifyPro.

Refer to the Synplify Pro Reference Manual for detailed information about the options and supported families.

The following options are already set by Libero. Do not include them in the additional options field or Script File: add_file <*>

```
impl <*>
project_folder <*>
add_folder <*>
constraint_file <*>
project <*>
project_file <*>
open_file <*>
set_option -part
set_option -package
set_option -speed_grade
set_option -top_module
set_option -technology
set_option -opcond
set_option -vlog_std
set_option -vhdl2008
set_option -disable_io_insertion
set_option -async_globalthreshold
set_option -clock_globalthreshold
set_option -globalthreshold
set_option -low_power_ram_decomp
set_option -retiming
```

Synthesis Tools

Synplify Pro ME

Synplify Pro ME is the default synthesis tool for Libero SoC.

To run synthesis using Synplify Pro ME and default settings, right-click Synthesize and choose Run.

If you wish to use custom settings you must run synthesis interactively.

To run synthesis using Synplify Pro ME with custom settings:

- 1. If you have set Synplify as your default synthesis tool, right-click **Synthesize** in the Libero SoC Design Flow window and choose **Open Interactively**. Synplify starts and loads the appropriate design files, with a few pre-set default values.
- 2. From Synplify's Project menu, choose Implementation Options.
- 3. Set your specifications and click OK.
- 4. Deactivate synthesis of the defparam statement. The defparam statement is only for simulation tools and is not intended for synthesis. Embed the defparam statement in between translate_on and translate_off synthesis directives as follows :
 /* synthesis translate_off */

defparam M0.MEMORYFILE = "meminit.dat"

/*synthesis translate_on */
// rest of the code for synthesis

5. Click the **RUN** button. Synplify compiles and synthesizes the design into an HDL netlist. The resulting *.vm files are visible in the Files list, under Synthesis Files.



Should any errors appear after you click the **Run** button, you can edit the file using the Synplify editor. Doubleclick the file name in the Synplify window showing the loaded design files. Any changes you make are saved to your original design file in your project.

- 6. From the **File** menu, choose **Exit** to close Synplify. A dialog box asks you if you would like to save any settings that you have made while in Synplify. Click **Yes**.
 - Note: See the Microsemi Attribute and Directive Summary in the Synplify online help for a list of attributes related to Microsemi devices.
 - Note: To add a clock constraint in Synplify you must add "n:<net_name>" in your SDC file. If you put the net_name only, it does not work.

Precision RTL

Libero SoC Classic Constraint Flow supports Precision RTL from Mentor Graphics. Libero SoC Enhanced Constraint Flow does not support Precision RTL.

To run synthesis with Precision RTL default settings, set Precision RTL as the synthesis tool for your project (as outlined below), right-click **Synthesize** and choose **Run**.

To run synthesis with custom settings, right-click **Synthesize** and choose **Open Interactively**. Precision RTL opens and enables you to change settings before you run synthesis.

If your design is not ready for synthesis then Open does not appear in your right-click menu.

To set Precision RTL as the synthesis tool for your project:

- 1. From the **Project** menu, choose **Tool Profiles**. The Tool Profiles dialog box appears.
- 2. Click Synthesis to choose the synthesis tool profile.
- 3. Click the **Add** button. The Add Profile dialog box appears.
- 4. Enter a name. This is the name that appears in the Tool Profile dialog box.
- 5. In the Tool integration dropdown menu choose Precision RTL.
- 6. Enter the location of Precision RTL and any additional parameters.
- 7. Click OK.
- 8. Select Precision RTL in the Tool Profile dialog box and click OK.
- 9. Double-click Synthesize in the Design Flow window to start Precision RTL and run synthesis.

Identify Debug Design

Libero SoC integrates the Identify RTL debugger tool. It enables you to probe and debug your FPGA design directly in the source RTL. Use Identify software when the design behavior after programming is not in accordance with the simulation results.

To open the Identify RTL debugger, in the Design Flow window under Debug Design double-click **Instrument Design**.

Identify features:

- Instrument and debug your FPGA directly from RTL source code.
- Internal design visibility at full speed.
- Incremental iteration Design changes are made to the device from the Identify environment using incremental compile. You iterate in a fraction of the time it takes route the entire device.
- Debug and display results You gather only the data you need using unique and complex triggering mechanisms.

You must have both the Identify RTL Debugger and the Identify Instrumentor to run the debugging flow outlined below.

To use the Identify Instrumentor and Debugger:

- 1. Create your source file (as usual) and run pre-synthesis simulation.
- 2. (Optional) Run through an entire flow (Synthesis Compile Place and Route Generate a Programming File) without starting Identify.
- 3. Right-click Synthesize and choose Open Interactively in Libero SoC to launch Synplify.



- 4. In Synplify, click Options > Configure Identify Launch to setup Identify.
- 5. In Synplify, create an Identify implementation; to do so, click **Project > New Identify Implementation**.
- In the Implementations Options dialog, make sure the Implementation Results > Results Directory points to a location under <libero project>\synthesis\, otherwise Libero SoC is unable to detect your resulting EDN Netlist file.
- 7. From the Instumentor UI specify the sample clock, the breakpoints, and other signals to probe. Synplify creates a new synthesis implementation. Synthesize the design.
- (Classic Constraint Flow only) In Libero SoC, select the edif netlist of the Identify implementation you want to use in the flow. Right-click Compile and choose Organize Input Files > Organize Source Files and select the Netlist file of your Identify implementation.
- 9. *(Classic Constraint Flow only)* In Libero SoC, run Compile, Place and Route and Generate a Programming File with the edif netlist you created with the Identify implementation.
- (Enhanced Constraint Flow only) In Libero SoC, run Synthesis, Place and Route and Generate a Programming File.
 Note: Libero SoC works from the edif netlist of the current active implementation, which is the implementation you created in Synplify for Identify debug.
- 11. Double-click Identify Debug Design in the Design Flow window to launch the Identify Debugger.

The Identify RTL Debugger, Synplify, and FlashPro must be synchronized in order to work properly. See the Release Notes for more information on which versions of the tools work together.

Verify Post-Synthesis Implementation - Simulate

The steps for performing <u>functional</u> (post-synthesis) and timing (post-layout) simulation are nearly identical. Functional simulation is performed before place-and-route and simulates only the functionality of the logic in the design. Timing simulation is performed after the design has gone through place-and-route and uses timing information based on the delays in the placed and routed designs.

To perform functional simulation:

- 1. If you have not done so, back-annotate your design and create your testbench.
- 2. Right-click **Simulate** (in the Design Flow window, Implement Design > Verify Post-Synthesis Implementation > Simulate) and choose **Organize Input Files > Organize Simulation Files** from the right-click menu.

In the Organize Files for Source dialog box, all stimulus files in the current project appear in the Source Files in the Project list box. Files already associated with the block appear in the Associated Source Files list box.

In most cases you will only have one testbench associated with your block. However, if you want simultaneous association of multiple testbench files for one simulation session, as in the case of PCI cores, add multiple files to the Associated Source Files list.

To add a testbench: Select the testbench you want to associate with the block in the Source Files in the Project list box and click **Add** to add it to the Associated Source Files list.

To remove a testbench: To remove or change the file(s) in the Associated Source Files list box, select the file(s) and click **Remove**.

To order testbenches: Use the up and down arrows to define the order you want the testbenches compiled. The top level-entity should be at the bottom of the list.

- 3. When you are satisfied with the Associated Simulation Files list, click OK.
- 4. To start ModelSim ME, right-click **Simulate** in the Design Hierarchy window and choose **Open Interactively**. ModelSim starts and compiles the appropriate source files. When the compilation completes, the simulator runs for 1 □s and the Wave window opens to display the simulation results.
- 5. Scroll in the Wave window to verify the logic works as intended. Use the cursor and zoom buttons to zoom in and out and measure timing delays.
- 6. When you are done, from the File menu, choose Quit.



Compile

Compile - SmartFusion, IGLOO, ProASIC3, Fusion

See the SmartFusion2/IGLOO2 Compile options if you are using those devices.

Compile contains a variety of functions that perform legality checking and basic netlist optimization. Compile checks for netlist errors (bad connections and fan-out problems), removes unused logic (gobbling), and combines functions to reduce logic count and improve performance. Compile also verifies that your selected device has sufficient resources to fit your design.

To compile your device with default settings, right-click **Compile** in the Design Flow window and choose **Run**.

During compile, the Log window displays information about your design, including warnings and errors. Libero SoC issues warnings when your design violates recommended Microsemi design rules. Microsemi recommends that you address all warnings, if possible, by modifying your design before you continue.

If the design fails to Compile due to errors, you must modify the design to remove the errors and re-Compile.

To compile your design with custom settings, right-click **Compile** in the Design Flow window and choose **Configure Options**.

Configure Options in Compile

The configuration dialog provides options that enable you to control merge behavior during Compile .

Merge SDC file(s) with Existing Timing Constraints

Select **Merge SDC file(s) with existing timing constraints** to preserve all existing timing constraints that you have entered using either the constraints editor or in a previously imported SDC file.

If you import new SDC files and you have this checkbox selected, the software merges the existing constraints and the constraints from the new SDC files. In case of a conflict, the new constraints have priority over the existing constraints.

This option is **On** by default. When this option is **Off**, all the existing timing constraints are replaced by the constraints in the newly imported SDC files.

Merge PDC file(s) with Existing Physical Constraints

Select **Merge PDC file(s) with existing physical constraints** to preserve all existing physical constraints that you have entered using either one of the MVN tools or in a previously imported PDC file.

If you import new PDC files and you have this checkbox selected, the software merges the existing constraints and the constraints from the new PDC files. In case of a conflict, the new constraints have priority over the existing constraints.

This option is **On** by default. When this option is **Off**, all the existing physical constraints are replaced by the constraints in the newly imported PDC files.

Compile - SmartFusion2, IGLOO2, and RTG4

See the <u>Compile options for SmartFusion</u>, IGLOO, ProASIC3, Fusion if you are designing for those families.

Compile contains a variety of functions that perform legality checking and basic netlist optimization. Compile checks for netlist errors (bad connections and fan-out problems), removes unused logic (gobbling), and combines functions to reduce logic count and improve performance. Compile also verifies that your selected device has sufficient resources to fit your design.

To compile your device with default settings, right-click **Compile** in the Design Flow window and choose **Run**.

During compile, the Log window displays information about your design, including warnings and errors. Libero SoC issues warnings when your design violates recommended Microsemi design rules. Microsemi recommends that you address all warnings, if possible, by modifying your design before you continue.

If the design fails to compile due to errors, you must modify the design to remove the errors and re-Compile.

To compile your design with custom settings, right-click **Compile** in the Design Flow window and choose **Configure Options**.



Compile Options		?	×
 Merge user SDC file(s) with existing timing constraints Abort Compile if errors are found in the physical design constraints Limit the number of displayed high fanout nets in compile report to 10 Global Promotion 			
Number of global resources:	34		
Maximum number of global nets that could be demoted to row-globals:	16		
Minimum fanout of global nets that could be demoted to row-globals:	300		
Minimum fanout of non-clock nets to be kept on globals:	5000		
Help	ОК	Cance	

Figure 35 · Compile Options Dialog Box

Configure Options

The Compile Options dialog box enables you to control SDC file merge behavior, PDC error reporting, and limit the number of high fanout nets in the Compile Report.

Merge User SDC file(s) with Existing Timing Constraints

Select **Merge User SDC file(s) with existing timing constraints** to preserve all existing timing constraints that you have entered using either the constraints editor or in a previously imported SDC file.

If you import new SDC files and you have this checkbox selected, the software merges the existing constraints and the constraints from the new SDC files. In case of a conflict, the new constraints have priority over the existing constraints.

This option is **On** by default. When this option is **Off**, all the existing timing constraints are replaced by the constraints in the newly imported SDC files.

Abort Compile if errors are found in the physical design constraints

Controls the compile flow behavior if errors are encountered in the physical design constraints (PDC) file. Select this option to stop the flow if any error is reported in reading your PDC file. If you deselect this option, the tool skips errors when reading your PDC file and reports them as warnings. The default is ON.

This option is useful if you do not wish to debug your PDC commands before you run Compile.

- Note: Compile fails even if this option is deselected if there is a PDC command syntax error (for example, the command does not exist or the syntax of the command is incorrect)
- Note: Every time you invoke this dialog box, this option is reset to its default value ON. This is to ensure that your PDC file is correct.

Enable Single Event Transient mitigation (RTG4 only) - Controls the mitigation of Single Event Transient (SET) in the FPGA fabric. When this box is checked, SET filters are turned on globally to help mitigate radiation-induced transients. By default, this box is unchecked.

Enable Design Separation Methodology (SmartFusion2 and IGLOO2 only**) Checkbox** – Check this box if your design is for security and safety critical applications and you want to make your design's individual subsystems (design blocks) separate and independent (in terms of physical layout and programming) to meet your design separation requirements. When checked, Libero generates a parameter file (MSVT.param) that details design



blocks present in the design and the number of signals entering and leaving a design block. Microsemi provides a separate tool, known as Microsemi Separation Verification Tool (MSVT), which checks the final design place and route result against the MSVT.param file and determines whether the design separation meets your requirements.

Limit the number of displayed high fanout nets in compile report to - The number of high fanout nets to be displayed is controlled using the **Limit the number of displayed high fanout nets**; the default value is 10. This means the top 10 nets with the highest fanout will appear in the Compile Report.

Global Promotion/Demotion Options

Number of global resources - The number of available global resources for the die is reported in this field. It varies with the die size you have selected for the Libero project.

The following options allow you to set the maximum/minimum values for promotion and demotion of global routing resources.

Maximum Number of global nets that could be demoted to row-globals – Specifies the maximum number of global nets that could be demoted to row-globals. The default is 16. A higher value may negatively impact the tool placing essential globals.

Minimum fanout of global nets that could be demoted to row-globals – Specifies the minimum fanout of global nets that could be demoted to row-global. The default is 300. If you run out of global routing resources for your design, reduce this number (to allow more globals to be demoted) or select a bigger die for your design.

Minimum fanout of non-clock nets to be kept on globals – Specifies the minimum fanout of non-clock (data) nets to be kept on globals (no demotion). The default is 5000. If you run out of global routing resource for your design, increase this number or select a bigger die for your design. A valid range is between 300 and 20,000.

Block Instantiation Compile Options

If there are multiple blocks instantiated in your design, the software uses the Compile Options to resolve the conflicts. These options appear only if you are using Blocks in your design.

Placement

Error if conflict - Compile errors out if any instance from a designer block is unplaced. This is the default option. Resolve conflict

- Keep non-conflicting placement If some instances get unplaced for any reason, the non-conflicting elements remaining are preserved but not locked (you can move them).
- Keep and lock non-conflicting placement If some instances get unplaced for any reason, the remaining non-conflicting elements are preserved and locked.
- **Discard placement from all blocks** Placement information will be discarded from all blocks even if there is no conflict.

Routing

Error if conflict - Compile errors out if any preserved net routing in a designer block is deleted.

Resolve conflict

- Keep non-conflicting routing- If a nets' routing is removed for any reason, the routing for the nonconflicting nets is preserved but not locked (so that they can be rerouted). This is the default option.
- Keep and lock non-conflicting routing- If the routing is removed for any reason, the remaining nonconflicting nets are preserved and locked; they cannot be rerouted. This is the default option.
- **Discard routing from all blocks** Routing information will be discarded from all blocks even if there is no conflict.

Compile Options (SmartFusion, IGLOO, ProASIC3, and Fusion)

To set custom compile options:

1. Right-click **Compile** and choose **Open Interactively**. Designer opens.



- 2. Click the **Compile** button. The Compile Options dialog box opens. The Options available are family specific.
- 3. Select your options, and click OK.

The Compile Options dialog box enables you to do the following:

- Set your <u>Block Instantiation</u> options (used for conflict resolution when you instantiate multiple blocks)
- Verify <u>Physical Design Constraints</u>
- Perform <u>Globals Management</u>
- Netlist Optimization
- Generate a <u>Compile report</u> in Display of Results
- Set <u>Block Creation</u> options (available only if you are creating a block)

Block Instantiation

Compile Options	×
Categories	Block Instantiation
 Select a category: Block Instantiation Physical Design Constraints Netlist Optimization Display of Results 	Placement
✓ Show these options every time Comp	ile is run.
Help	OK Cancel

Designer uses the Block Instantiation options to resolve conflicts between multiple blocks in your design. The default options is to return an error if there is overlapping placement between the blocks and resolve any conflict for nets.

This ensures you are aware that the blocks overlap; you can go back and set the placement to resolve the conflicts and it will Compile.

See <u>Conflict resolution in Designer Blocks</u> for more information.

Physical Design Constraints

This interface enables you to verify the Physical Design Constraints (PDC) file.



Compile Options	×
Categories 	Physical Design Constraints Checking of the Physical Design Constraints (PDC) Abort Compile if errors are found in the physical design constraints.
Netlist Optimization Display of Results	 Display object names that are no longer found after netlist matching is performed on the design. Limit the number of displayed messages to: 10000
	Restore Defaults
🔽 Show these options every time Comp	ile is run.
Help	OK Lancel

Checking the Physical Design Constraint (PDC)

Abort Compile if errors are found in the physical design constraints: Changes the Abort on PDC error behavior. Select this option to stop the flow if any error is reported in reading your PDC file. If you deselect this option, the tool skips errors in reading your PDC file and just reports them as warnings. The default is ON.

Note: The flow always stops even if this option is deselected in the following two cases:

- If there is a Tcl error (for example, the command does not exist or the syntax of the command is incorrect)
- The assign_local_clock command for assigning nets to LocalClocks fails. This may happen if any floor planning DRC check fails, such as, region resource check, fix macro check (one of the load on the net is outside the local clock region). If such an error occurs, then the Compile command fails. Correct your PDC file to proceed.
 - Note: Every time you invoke this dialog box, this option is reset to its default value ON. This is to ensure that your PDC file is correct.

Display object names that are no longer found after netlist matching is performed on the design: Displays netlist objects in the PDC that are not found in the imported netlist during the Compile ECO mode. Select this option to report netlist objects not found in the current netlist when reading the internal ECO PDC constraints. The default is OFF.

Limit the number of displayed messages to: Defines the maximum number of errors/warnings to be displayed in the case of reading ECO constraints. The default is 10000 messages.

Globals Management

The interface provides a global control to the Compile component of the design flow.



Compile Options		×
Categories	Globals Management	
 Select a category: Physical Design Constraints Globals Management Netlist Optimization Display of Results 	Automatic Demotion/Promotion Demote global nets whose fanout is less than: Promote regular nets whose fanout is greater than: But do not promote more than:	12 200 0
	Local Clocks Limit the number of shared instances between any two non-overlapping local clock regions to: When inserting buffers to legalize shared instances between non-overlapping local clock regions, limit the buffers' fanout to: Restore	12 12 Defaults
_		
Show these options every time Compile	e is run.	
Help	OK Cancel	

Automatic Demotion/Promotion

Demote global nets whose fanout is less than: Enables the global clock demotion of global nets to regular nets.

By default, this option is OFF. The maximum fanout of a demoted net is 12.

Note: A global net is not automatically demoted (assuming the option is selected) if the resulting fanout of the demoted net is greater than the max fanout value. Microsemi recommends that the automatic global demotion only act on small fanout nets. Microsemi recommends that you drive high fanout nets with a clock network in the design to improve timing and routability.

Promote regular nets whose fanout is greater than: Enables global clock promotion of nets to global clock network. By default, this option is OFF. The minimum fanout of a promoted net is 200.

But do not promote more than: Defines the maximum number of nets to be automatically promoted to global. The default value is 0. This is not the total number as nets need to satisfy the minimum fanout constraint to be promoted. The promote_globals_max_limit value does not include globals that may have come from either the netlist or PDC file (quadrant clock assignment or global promotion).

- Note: Demotion of globals through PDC or Compile is done before automatic global promotion is done.
- Note: You may exceed the number of globals present in the device if you have nets already assigned to globals or quadrants from the netlist or by using a PDC file. The automatic global promotion adds globals on what already exists in the design.

Local clocks

Limit the number of shared instances between any two non-overlapping local clock regions to: Defines the maximum number of shared instances allowed to perform the legalization. It is also for quadrant clocks.

The maximum number of instances allowed to be shared by 2 local clock nets assigned to disjoint regions to perform the legalization (default is 12, range is 0-1000). If the number of shared instances is set to 0, no legalization is performed.

When inserting buffers to legalize shared instances between non-overlapping local clock regions, limit the buffers' fanout to: Defines the maximum fanout value used during buffer insertion for clock legalization. Set the value to 0 to disable this option and prevent legalization (default value is 12, range is 0-1000). If the value is set to 0, no buffer insertion is performed. If the value is set to 1, there will be one buffer inserted per pin.

Note: If you assign quadrant clock to nets using MultiView Navigator, no legalization is performed.



Netlist Optimization

mpile Options	
Categories Select a category: Physical Design Constraints Globals Management Netlist Optimization Display of Results	Netlist Optimization Combining Combine registers into 1/0s whenever possible.
	Buffer/Inverter Management Delete buffers and inverter trees whose fanout is less than:
	Restore Defaults
 Show these options every time Corr Help 	npile is run.

This interface allows you to perform netlist optimization.

Combining

Combine registers into I/O wherever possible: Combines registers at the I/O into I/O-Registers. Select this option for optimization to take effect. By default, this option is OFF.

Buffer/Inverter Management

Delete buffers and inverter trees whose fanout is less than: Enables buffer tree deletion on the global signals from the netlist. The buffer and inverter are deleted. By default, this option is OFF. The maximum fanout of a net after buffer tree deletion is 12.

Note: A net does not automatically remove its buffer tree (assuming the option is on) if the resulting fanout of the net (if the buffer tree was removed) is greater than the max fanout value. Microsemi recomends that the automatic buffer tree deletion should only act on small fanout nets. From a routability and timing point of view, it is not recommended to have high fanout nets not driven by a clock network in the design.

Display of Results

This interface lets you generate a Compile report.



Compile Options	X
Categories Select a category: Physical Design Constraints Globals Management Netlist Optimization Display of Results	Display of Results Compile Report Limit the number of displayed high fanout nets to: 10 Image: Second
Show these options every time Comp	ile is run.

Compile Report

Limit the number of displayed high fanout nets to: Enables flip-flop net sections in the compile report and defines the number of nets to be displayed in the high fanout. The default value is 10.



Block Creation (Available only when creating Designer Blocks)

Compile Options	×
Categories	Block Creation
 Select a category: Physical Design Constraints Globals Management Netlist Optimization Display of Results Block Creation 	 Delete IOs whenever possible Add buffers on ports whose fanout is greater than
	Restore Defaults
Show these options every time Comp	ile is run.
Help	OK Cancel

Delete I/Os whenever possible - Deletes I/Os in the block during compile (except TRIBUFF and BIBUFF, because they cannot be removed). Useful if you have I/Os in your design but want to create a block anyway.

Add buffers on ports whose fanout is greater than <value> - Adds buffers on ports with a fanout greater than a value you specify. This option enables more predictable block timing. For example, if you have a net with a fanout of 100 the net will be unrouted. If you add a buffer, the output of the buffer is routed and the routing is preserved.

See Also

compile

Configure Flash*Freeze

Opens the Flash*Freeze Hardware Settings dialog box. For more information on the Flash*Freeze mode see the <u>SmartFusion2 and IGLOO2 Low Power Design User's Guide</u>.

The fabric SRAMs can be put into a Suspend Mode or a Sleep Mode. This applies to both the Large SRAM (LSRAM) instances of RAM1xK18 and the Micro SRAM (uSRAM) instances of RAM64x18. These SRAMs are grouped in rows in Libero® System-on-Chip (SoC) devices

uRAM/LSRAM State

Sleep - Sets to Sleep; LSRAM and uSRAM contents are not retained.

Suspend - Sets to Suspend; LSRAM and uSRAM contents are retained.

MSS Clock Source

The lower the frequency the lower the power will be. But for some peripherals that can remain active (such as SPI or MMUART), you may need a higher MSS clock frequency (such as to meet the baud rate for MMUART). Options are:

• On-Chip 1 MHz RC Oscillator



• On-Chip 50 MHz RC Oscillator

Place and Route - SmartFusion2, IGLOO2, RTG4

This topic describes Place and Route options for SmartFusion2, IGLOO2, RTG4 devices. See the <u>topic for</u> <u>SmartFusion, IGLOO, ProASIC3 and Fusion</u> for information about Place and Route options for those devices. Double-click **Place and Route** to run Place and Route on your design with the default settings.

Place and Route Options

To change your Place and Route settings from the Design Flow window, expand **Implement Design**, right-click **Place and Route** and choose **Configure Options**. This opens the Layout Options dialog box.

Layout Options	?	×
Timing-driven		
Power-driven		
✓ High Effort Layout		
🔲 Repair Minimum Delay Violations		
Incremental Layout Use Multiple Passes Configure		
Help OK	Can	cel

Figure 36 · Layout Options Dialog Box



Layout Options		?	×
Timing-driven			
Power-driven			
High Effort Layout			
🔽 Repair Minimum Delay Viola	tions		
Incremental Layout			
Use Multiple Passes			
Configure			
Block Creation			
Number of row-global resource	es 8		
		124.0	
Help	ОК	Can	cel

Figure 37 · Layout Options Dialog Box - with Block Flow enabled

Timing-Driven

Timing-Driven Place and Route is selected by default. The primary goal of timing-driven Place and Route is to meet timing constraints, specified by you or generated automatically. Timing-driven Place and Route typically delivers better performance than Standard Place and Route.

If you do not select Timing-driven Place and Route, timing constraints are not considered by the software, although a delay report based on delay constraints entered in SmartTime can still be generated for the design. If you have set multiple timing constraint Scenarios in SmartTime, the Scenario selected for TDPR is used in Timing-Driven layout.

Power-Driven

Select this option to run Power-Driven layout. The primary goal of power-driven layout is to reduce dynamic power while still maintaining timing constraints.

Driver Replication

Enables an algorithm to replicate critical net drivers to reduce timing violations. The algorithm prints the list of registers along with the duplicate names. Each set of names should be used in place of the original register in any specified timing constraint.



High Effort Layout

Enable this option to improve the likelihood of achieving layout success; layout runtime will increase if you select this option. Timing performance may suffer as well. Users are urged to consider <u>other methods for achieving</u> <u>layout success</u> before utilizing this option.

Repair Minimum Delay Violations

This option is enabled by default for SmartFusion2, IGLOO2, RTG4 devices.

Enable this option to instruct the Router engine to repair Minimum Delay violations for Timing-Driven Place and Route mode (Timing-Driven Place and Route option enabled). The Repair Minimum Delay Violations option, when enabled, performs an additional route that attempts to repair paths that have minimum delay and hold time violations. This is done by increasing the length of routing paths and inserting routing buffers to add delay to the top 100 violating paths.

When this option is enabled, Libero adjusts the programmable delays through I/Os to meet hold time requirements from input to registers. For register-to-register paths, Libero adds buffers.

Libero iteratively analyzes paths with negative minimum delay slacks (hold time violations) and chooses suitable connections and locations to insert buffers. Not all paths can be repaired using this technique, but many common cases will benefit.

Even when this option is enabled, Libero will not repair a connection or path which:

- Is a hardwired, preserved, or global net
- Has a sink pin which is a clock pin
- Is violating a maximum delay constraint (that is, the maximum delay slack for the pin is negative)
- May cause the maximum delay requirement for the sink pin to be violated (setup violations)
- Terminates at a register that is clocked by a Global Buffer driven by an MSIO or MSIOD (RTG4 only). RTG4 I/O delay taps cannot be used to fix hold violations for Global Buffers driven by an MSIO or MSIOD.

Typically, this option is enabled in conjunction with the Incremental Layout option when a design's maximum delay requirements have been satisfied.

Every effort is made to avoid creating max-delay timing violations on worst case paths.

Min Delay Repair produces a report in the implementation directory which lists all of the paths that were considered.

If your design continues to have internal hold time violations, you may wish to rerun repair Minimum Delay Violations (in conjunction with Incremental Layout). This will analyze additional paths if you originally had more than 100 violating paths.

Incremental Layout

Choose Incremental Layout to use previous placement data as the initial placement for the next run. If a high number of nets fail, relax constraints, remove tight placement constraints, deactivate timing-driven mode, or select a bigger device and rerun Place and Route.

You can preserve portions of your design by employing Compile Points, which are RTL partitions of the design that you define before synthesis. The synthesis tool treats each Compile Point as a block which enables you to preserve its structure and timing characteristics. By executing Layout in Incremental Mode, locations of previously-placed cells and the routing of previously-routed nets is preserved. Compile Points make it easy for you to mark portions of a design as black boxes, and let you divide the design effort between designers or teams. See the <u>Synopsys FPGA Synthesis Pro ME User Guide</u> for more information.

Alternatively, you can employ block-based design methodologies. Small designs can be placed, routed, tuned and then turned into blocks after timing constraints have been met. These blocks can then be imported into larger designs while ensuring that timing characteristics of the individual blocks are preserved. See <u>SmartFusion2</u>, <u>IGLOO2</u>, and <u>RTG4 Block Flow</u> for more information.



Use Multiple Pass

Check Multiple Pass to run multiple pass of Place and Route to get the best Layout result. Click **Configure** to specify the criteria you want to use to determine the best layout result. For details see <u>Multiple Pass Layout</u> <u>Configuration</u> (SmartFusion2, IGLOO2, RTG4).

Block Creation – Number of row-global resources

This option is available only when the Block Creation option is turned on (**Project > Project Settings > Design Flow > Enable Block Creation**). The value entered here restricts the number of row-global resources available in every half-row of the device. During Place and Route of the block, the tool will not exceed this capacity on any half-row. The default value is the maximum number of row-globals. If you enter a value lower than the maximum capacity (the default), the layout of the block will be able to integrate with the rest of the design if they consume the remaining row-global capacity.

See Also

SmartTime Constraint Scenario - SmartFusion2, IGLOO2, and RTG4 SmartFusion2, IGLOO2, and RTG4 Block Flow Multiple Pass Layout Configuration (SmartFusion2, IGLOO2, RTG4). extended_run_lib



Place and Route

The following topic applies to SmartFusion, IGLOO, ProASIC3 and Fusion families. See the <u>SmartFusion2 and</u> <u>IGLOO2 Place and Route topic</u> for information specific to those families.

Place and Route runs automatically using Timing-Driven Place and Route as the default during the push-button design flow in Libero SoC.

Custom Layout options are saved when you save your ADB after place and route. You must invoke Layout in interactive mode from Libero SoC and run Layout from Designer to view your custom Layout options. When your options are saved you can run Layout from Libero, but you must set your additional Layout Options in Designer. See below for more information on setting additional Layout Options when you open Interactively.

The I/O Bank Assigner and Global Planner run automatically after you click **OK** in the **Layout Options** dialog box. The I/O Bank Assigner automatically assigns technologies to all I/O banks that have not been assigned a technology. The Global Planner automatically assigns global nets to clock conditioning circuit (CCC) locations on the chip in the design.

Note: All I/O technologies assigned to I/O banks by the I/O Bank Assigner in Layout are unlocked.

To change your Place and Route settings:

Expand Implement Design, right-click Place and Route and choose Configure Options.

Place and Route Options

Timing-Driven

Timing-Driven place and route is selected by default. The primary goal of timing-driven layout is to meet timing constraints, specified by you or generated automatically. Timing-driven layout typically delivers better performance than Standard layout.

If you do not select Timing-driven layout, Designer runs Standard layout. Standard layout targets efficient usage of the chip resources. Chip performance is not optimized. Timing constraints are not considered by the layout in standard mode, although a delay report based on delay constraints entered in SmartTime can still be generated for the design. This is helpful to determine if Timing-Driven layout is required.

If you have set multiple <u>timing constraint Scenarios in SmartTime</u>, you can select a scenario from the pull-down list to perform timing-driven layout. Timing constraints from the Scenario you select will be used in Timing-Driven layout.

Place and Route Incrementally

Select this option to use previous placement data as the initial placement for next placement run. Additionally, this will preserve previous placement data during the next incremental placement run.

Router will also be run incrementally. Select to fully route a design when some nets failed to route during a previous run. Incremental routing should only be used if a low number of nets fail to route (less than 50 open nets or shorted segments). A high number of failures usually indicates a less than optimal placement (if using manual placement through macros, for example) or a design that is highly connected and does not fit in the device. If a high number of nets fail, relax constraints, remove tight placement constraints, deactivate timing-driven mode, or select a bigger device and rerun Layout. Also, see the Advanced Layout options for your device.

You can also use it when the post-synthesis netlist has undergone a minor or incremental change.



Additional Layout Options Available if you Open Interactively

You must invoke Layout in interactive mode from Libero SoC and run Layout from Designer to view your custom Layout options. To open Additional Layout Options interactively, in the **Design Flow** window right-click **Layout** and choose **Open Interactively**.

Lock Existing Placement (Fix)

Locks your existing placement. Use this option if you do not want any changes in your layout.

Power-Driven

Select this option to run Power-Driven Layout. The primary goal of power-driven layout is to reduce dynamic power while still maintaining timing constraints. This option is available when you select Timing Driven Layout.

To get the most out of Power-Driven Layout:

- 1. Enter maximum delay, minimum delay, setup, and hold constraints in SmartTime's constraint editor or in SDC.
- 2. Set false paths on any paths that have a constraint, but do not need one (this will help layout meet the constraints that are needed).
- 3. Perform Layout with Timing-Driven, Run Place, and Run Route options checked.
- 4. Resolve worst case setup and maximum delay violations.
- 5. Generate an SDF back-annotation file.
- 6. Perform a post layout back-annotated simulation using this SDF file, and export a <u>VCD</u> (Value Change Dump) file that will capture real activities for each net.
- 7. Open smartPower and import the VCD file using Simulation > Import VCD File.
- 8. Perform Layout with Timing-Driven and Power-Driven checked. Run Place and Route.
- 9. Verify that your timing constraints are still met with SmartTime.
- 10. Analyze your power with SmartPower.

In case you do not have simulation vectors for your design, the following alternative flow is recommended:

- 1. Enter maximum delay, minimum delay, setup, and hold constraints in SmartTime's constraint editor or in SDC.
- 2. Set false paths on any paths that have a constraint, but do not need one (this will help layout to meet the constraints that are needed).
- 3. Perform Layout with Timing-Driven, Run Place, and Run Route options checked.
- 4. Resolve worst case setup and maximum delay violations.
- 5. Verify that your timing constraints are still met with SmartTime.
- 6. Open SmartPower and set clock frequencies and toggle rates for the different clocks. Clock frequencies can be imported from your timing constraints. Refer to <u>Initialize Frequencies</u> for more information.
- 7. Perform Layout with Timing-Driven, and Power-Driven options checked. Run Place and Route.
- 8. Verify that your timing constraints are still met with SmartTime.
- 9. Analyze your power with SmartPower

Run Place

Select this option to run the placer during Layout. By default, it reflects the current Layout state. If you have not run Layout before, Run Place is selected by default. If your design has already been placed but not routed, this box is cleared by default. You can also select the following <u>incremental placement</u> options.

- Incrementally: Select to use previous placement data as the initial placement for the next place run.
- Lock Existing Placement (fix): Select to preserve previous placement data during the next incremental placement run.



Incremental options apply to the entire design. For more detailed control of the placer behavior (such as, to fix placement of a portion of the design), use the <u>MultiView Navigator</u> tools or set fixed attributes on the placed instances via PDC constraint files.

Run Route

Select to run the router during Layout. By default, it reflects the current Layout state. If you have not run Layout before, Run Route is checked. Run Route is also checked if your previous Layout run completed with routing failures. If your design has been routed successfully, this check box is cleared.

• **Incrementally**: Select to fully route a design when some nets failed to route during a previous run. You can also use it when the incoming netlist has undergone an ECO. (Engineering Change Order). Incremental routing should only be used if a low number of nets fail to route (less than 50 open nets or shorted segments). A high number of failures usually indicates a less than optimal placement (if using manual placement through macros, for example) or a design that is highly connected and does not fit in the device. If a high number of nets fail, relax constraints, remove tight placement constraints, deactivate timing-driven mode, or select a bigger device and rerun Layout. Also, see the Advanced Layout options for your device.

There is no "Fix" option for the router. In incremental mode the router tries to preserve the existing routing; there is no guarantee that it will be preserved. Therefore the timing characteristics of the previously routed portion of the design may change, even if the placement was fixed for that portion of the design. The chance of this is quite small, and the router will print the list of nets that have fixed terminals (i.e. those nets whose every pin's macro has the placement FIX attribute).

Use Multiple Passes

Select to run layout multiple times with different seeds. Multiple Pass Layout attempts to improve layout quality by selecting from a greater number of layout results. Click **Configure** to set your <u>Multiple Pass Configuration</u>. Click the Advanced button to set Timing-Driven options.

SmartFusion, IGLOO, ProASIC3 and Fusion Place and Route Advanced Options

To set these advanced options during Layout, click **Advanced** in the Layout dialog box. The Advanced Layout options are only available in timing-driven Layout mode.

High Effort Layout Mode

This option turns on netlist optimizations to obtain better performance. Layout runtime will increase when this option is selected. You can also combine this option with the Multi-Pass mode to achieve the best possible performance.

In the regular flow the compile step in Designer would modify the netlist to make use of efficient resources on the chip, such as global networks and special macros. When the **High Effort Layout** option is turned on, the placer could further change the mapping of the logic components, preserving the original functionality of the design. The changed netlist is then used in all post-layout Designer tools including back-annotation.

The names and types of the combinational core logic primitives may change. All other logic cells (such as registers, memory, I/Os or clocks) or combinational logic primitives that are assigned a physical constraint (locked at a location, assigned to a region, or part of a block component), referred in a timing constraint, or have a preserve property, will remain unchanged.

When the Lock Existing Placement option is also turned on, the placer runs in regular effort mode.

Note: If you change the High Effort Setting you must rerun Place and Route to complete Layout.



Sequential Optimization

This option turns on optimization of sequential cells in the High Effort Layout mode. This typically enables register retiming without disturbing timing latency. The names of registers may change unless they are assigned a physical constraint (locked at a location, assigned to a region, or part of a block component), referred in a timing constraint, or have a preserve property. Other restrictions may also apply.

The following cases are excluded from sequential optimization:

- Registers that have any timing constraint other than global FMAX, TSU (setup time) or TCO (clock to out). Registers referred by multi-cycle or exception timing constraints are not moved.
- Registers that feed asynchronous control signals on another register.
- Registers feeding the clock of another register.
- Registers feeding a register in another clock domain.
- Registers that are fed by a register in another clock domain.
- Registers connected to PLL.
- Registers that have PDC attribute "preserve", assigned a physical constraint (locked at a location, assigned to a region, or part of a block component).
- Both registers in a direct connection from input I/O-to-register-to-register if both registers have the same clock and the first register does not fan out to anywhere else. These registers are considered synchronization registers.
- Both registers in a direct connection from register-to-register if both registers have the same clock, the first register does not fanout anywhere else, and the first register is fed by another register in a different clock domain. These registers are considered synchronization registers.

Router

Repair Minimum Delay Violations

With this option selected, layout will perform an additional route that will attempt to repair paths that have minimum delay and hold time violations. This is done by increasing the length of routing paths and inserting routing buffers to add delay to paths. Since placement will remain unchanged and no additional tiles or modules will be inserted, the amount of delay inserted is limited. As a result, this function is best suited to repair paths with small (0 to 3 ns) hold and minimum delay violations. Paths with large violations will likely improve, but for a complete repair of these paths, manual placement or source code modification may be necessary. Every effort will be made to avoid creating max-delay timing violations on worst case paths.

To get the most out of repair minimum delay violations:

- 1. Enter max-delay, min-delay, setup and hold constraints in SmartTime's constraint editor or in SDC.
- 2. <u>Set false paths</u> on any paths that have a constraint, but do not need one (this will help layout to meet the constraints that are needed).
- 3. Perform <u>Layout</u> with **Timing Driven**, **Run Place**, **Run Route** and optionally **Run incrementally** enabled.
- 4. Resolve worst case setup and max-delay violations before running minimum delay violations repair.
- 5. After worst case max-delay timing is resolved, evaluate timing in SmartTime's <u>Timing Analyzer in minimum</u> <u>delay analysis</u> mode to check for hold time and minimum delay violations.
- 6. Run repair minimum delay violations with incremental route enabled. The repair minimum delay violations tool will attempt to fix all hold time and minimum delay violations by lengthening routing delay paths and inserting routing buffers. As delay is added to paths, worst case maxdelay timing is verified to avoid creating new max-delay timing violations. Designer will report the worst minimum slack and the number of violating paths in the log window. In some cases, additional improvement can occur by running repair minimum delay violations multiple times with **Run Incrementally** enabled.
- 7. Perform both maximum and minimum delay timing analysis to check the timing. Manual placement or source code modification may be necessary to repair all minimum delay violations.
- 8. After making placement or source code changes, run incremental route and repair minimum delay violations, and then analyze timing again.



Additional Factors

Runtime may vary greatly with the number of paths that need repair, the number of nets in those paths, and the resources available for the tool to insert delay. Over-constraining paths will increase runtime, but will not likely improve results.

The tool will only work on paths that have min delay and hold time constraints. However, other paths that share common nets to the constrained paths may be inadvertently affected.

It is recommended to run minimum delay violations repair with incremental route. This will ensure that paths which do not have minimum delay violations are preserved.

Repair will be performed on:

- Register to register paths where both registers are on the same global or non-global clock
- Register to register paths where the registers are on different clock networks and a minimum delay constraint exists
- Input to register, register to output, clock to out, input to output paths with minimum delay or hold constraint.

You may select programmable input delays to increase delay on input to register paths for devices that support the feature.

Restore Defaults

Click Restore Defaults to run the factory default settings for Advanced options.

Verify Post Layout Implementation

Generate Back Annotated Files - SmartFusion2, IGLOO2, and RTG4

Generates Back Annotated files for your design.

Back Annotated files include:

- *ba.sdf Standard Delay Format for back-annotation to the simulator.
- *ba.v/.vhd Post-layout flattened netlist used exclusively for back-annotated timing simulation. May contain low level macros not immediately recognizable to you; these were added by the software to improve your design performance.

To generate these files, in the Design Flow window click **Implement Design** and double-click **Generate Back Annotated Files**.

Right-click **Generate Back Annotated Files** and choose **Configure Options** to open the Generate Back Annotated Files Options dialog box.

Simulator Language Type - Set your simulator language type according to your design.

Timing: Export enhanced min delays for best case - Exports your enhanced min delays to include your bestcase timing results in your Back Annotated file.



Configuration	
Simulator language type 💿 Verilog 💿 VHI	DL
Timing	
Export enhanced min delays for best case	

Figure 38 · Configuring Generate Back Annotated Files Dialog Box

Simulate - Opens ModelSim ME

The back-annotation functions are used to extract timing delays from your post layout data. These extracted delays are put into a file to be used by your CAE package's timing simulator. The default simulator for Libero SoC is ModelSim ME. You can change your default simulator in your <u>Tool Profile</u>.

If you wish to perform <u>pre-layout simulation</u>: In the Design Flow Window, under Verify Pre-Synthesized design, double-click Simulate.

To perform timing simulation:

- 1. If you have not done so, back-annotate your design and create your testbench.
- 2. Right-click **Simulate** (in Design Flow window, Implement Design > Verify Post-Synthesis Implementation > Simulate) and choose **Organize Input Files > Organize Simulation Files** from the right-click menu.

In the Organize Files for Source dialog box, all the stimulus files in the current project appear in the Source Files in the Project list box. Files already associated with the block appear in the Associated Source Files list box.

In most cases you will only have one testbench associated with your block. However, if you want simultaneous association of multiple testbench files for one simulation session, as in the case of PCI cores, add multiple files to the Associated Source Files list.

To add a testbench: Select the testbench you want to associate with the block in the Source Files in the Project list box and click **Add** to add it to the Associated Source Files list.

To remove a testbench: To remove or change the file(s) in the Associated Source Files list box, select the file(s) and click **Remove**.

To order testbenches: Use the up and down arrows to define the order you want the testbenches compiled. The top level-entity should be at the bottom of the list.

- 3. When you are satisfied with the Associated Simulation Files list, click **OK**.
- 4. To start ModelSim ME, right-click **Simulate** in the Design Hierarchy window and choose **Open Interactively**. ModelSim starts and compiles the appropriate source files. When the compilation completes, the simulator runs for 1 □s and the Wave window opens to display the simulation results.
- 5. Scroll in the Wave window to verify the logic works as intended. Use the cursor and zoom buttons to zoom in and out and measure timing delays. If you did not create a testbench with WaveFormer Pro, you may get error messages with the vsim command if the instance names of your testbench do not follow the same conventions as WaveFormer Pro. Ignore the error message and type the correct vsim command.
- 6. When you are done, from the File menu, choose Quit.



Verify Timing

Verify Timing Configuration

Use this dialog box to configure the 'Verify Timing' tool to generate a timing constraint coverage report and detailed static timing analysis and violation reports based on different combinations of process speed, operating voltage, and temperature.

For the timing and timing violation reports you can select:

- Max Delay Static Timing Analysis report based on Slow process, Low Voltage, and High Temperature operating conditions.
- Min Delay Static Timing Analysis report based on Fast process, High Voltage, and Low Temperature operating conditions.
- Max Delay Static Timing Analysis report based on Fast process, High Voltage, and Low Temperature operating conditions.
- Min Delay Static Timing Analysis report based on Slow process, Low Voltage, and High Temperature operating conditions.

The actual values for High/Low Voltage and High/Low Temperature shown in this configuration dialog box are based on the operating conditions: COM, IND, MIL, TGrade1/2, and/or custom settings as set in the Project's settings (Project > Project Settings > Analysis Operating Conditions). Refer to Project Settings > Analysis Operating Conditions for the actual High/Low Voltage and High/Low Temperature values.


The following figures show examples of the Verify Timing Configuration dialog box for various operating conditions and report selections.

Verify Timing Configuration	? <u></u>
Timing Reports	
Max delay analysis using Slow process at 1.14V and 8	5C
Min delay analysis using Fast process at 1.26V and 0C	
Max delay analysis using Fast process at 1.26V and 00	C
Min delay analysis using Slow process at 1.14V and 85	iC
Timing Violations Reports	
Max delay analysis using Slow process at 1.14V and 8	5C
Min delay analysis using Fast process at 1.26V and 0C	50
Max delay analysis using Fast process at 1.26V and 00	C
Min delay analysis using Slow process at 1.14V and 85	iC
Constraints Coverage Reports	
Generate constraints coverage report	

Figure 39 · Temperature/Voltage Value for Operating Conditions: COM (Commercial)



Verify Timing Configuration	? ×
Timing Reports	
Max delay analysis using Slow process at 1.14V and 100C	
Min delay analysis using Fast process at 1.26V and -40C	
Max delay analysis using Fast process at 1.26V and -40C	
Min delay analysis using Slow process at 1.14V and 100C	
Timing Violations Reports	
$\boxed{\ensuremath{\mathbb Z}}$ Max delay analysis using Slow process at 1.14V and 100C	
Min delay analysis using Fast process at 1.26V and -40C	
Max delay analysis using Fast process at 1.26V and -40C	
Min delay analysis using Slow process at 1.14V and 100C	
Constraints Coverage Reports	
Generate constraints coverage report	
ок	Cancel



Verify Timing Configuration	? ×
Timing Reports	
Max delay analysis using Slow process at 1.14V and 125C	
Min delay analysis using Fast process at 1.26V and 0C	
Max delay analysis using Fast process at 1.26V and OC	
Min delay analysis using Slow process at 1.14V and 125C	
Timing Violations Reports	
Max delay analysis using Slow process at 1.14V and 125C	
Min delay analysis using Fast process at 1.26V and 0C	
Max delay analysis using Fast process at 1.26V and OC	
Min delay analysis using Slow process at 1.14V and 125C	
Constraints Coverage Reports	
Generate constraints coverage report	
ок	Cancel

Figure 41 · Temperature/Voltage value for CUSTOM Temperature (0°C to 125°C) and IND Voltage



Types of Timing Reports

From the **Design Flow window > Verify Timing**, you can generate the following types of reports:

Timing reports – These reports display timing information organized by clock domain. Four types of timing reports are available. You can configure which reports to generate using the 'Verify Timing' configuration dialog box (**Design Flow > Verify Timing > Configure Options**). The following reports can be generated:

 Max Delay Static Timing Analysis report based on Slow process, Low Voltage and High Temperature operating conditions.

<root>_max_timing_slow_<lv>_<ht>.xml (generated by default)

 Min Delay Static Timing Analysis report based on Fast process, High Voltage and Low Temperature operating conditions.

<root>_max_timing_fast_<hv>_<lt>.xml

 Max Delay Static Timing Analysis report based on Fast process, High Voltage and Low Temperature operating conditions.

<root>_min_timing_fast_<hv>_<lt>.xml (generated by default)

 Min Delay Static Timing Analysis report based on Slow process, Low Voltage and High Temperature operating conditions.

<root>_min_timing_slow_<lv>_<ht>.xml

Timing violations reports – These reports display timing information organized by clock domain. Four types of timing violations reports are available. You can configure which reports to generate using the 'Verify Timing' configuration dialog (**Design Flow > Verify Timing > Configure Options**). The following reports can be generated:

 Max Delay Static Timing Analysis report based on Slow process, Low Voltage and High Temperature operating conditions.

<root>_max_timing_slow_ violations_<lv>_<ht>.xml (generated by default)

 Min Delay Static Timing Analysis report based on Fast process, High Voltage and Low Temperature operating conditions.

<root>_max_timing_violations_fast_<hv>_<lt>.xml

 Max Delay Static Timing Analysis report based on Fast process, High Voltage and Low Temperature operating conditions.

<root>_min_timing_fast_ violations_<hv>_<lt>.xml (generated by default)

 Min Delay Static Timing Analysis report based on Slow process, Low Voltage and High Temperature operating conditions.

<root>_min_timing_slow_violations_<lv>_<ht>.xml

Constraints coverage report – This report displays the overall coverage of the timing constraints set on the current design.

<root>_timing_constraints_coverage.xml (generated by default)

Combinational loop report - This report displays combinational loops found during initialization.

<root>_timing_combinational_loops.xml (always generated)

Note: The actual values for High/Low Voltage and High/Low Temperature shown in this configuration dialog boxare based on the operating conditions: COM, IND, MIL, TGrade1/2, and/or custom settings as set in the Project's settings (**Project > Project Settings > Analysis Operating Conditions**). Refer to **Project Settings > Analysis Operating Conditions**). Refer to **Project Settings > Analysis Operating Conditions** for the actual High/Low Voltage and High/Low Temperature values.



- 🔺 🛕 Verify Timing
 - M3_MDDR_top_max_timing_slow_1.14V_100C.xml
 - X M3_MDDR_top_min_timing_fast_1.26V_-40C.xml
 - M3_MDDR_top_max_timing_fast_1.26V_-40C.xml
 - ? M3_MDDR_top_min_timing_slow_1.14V_100C.xml
 - M3_MDDR_top_max_timing_violations_slow_1.14V_100C.xml
 - X M3_MDDR_top_min_timing_violations_fast_1.26V_-40C.xml
 - M3_MDDR_top_max_timing_violations_fast_1.26V_-40C.xml
 - M3_MDDR_top_min_timing_violations_slow_1.14V_100C.xml

M3_MDDR_top_timing_constraints_coverage.xml

M3_MDDR_top_timing_combinational_loops.xml

	Report Listing Icon Legend									
lcon	Definition									
~	Timing requirement met for this report									
×	Timing requirement not met (violations) for this report									
?	Timing report available for generation but has not been selected/configured for generation									

Figure 42 · Reports Example

See Also

Generating timing report Generating timing violation report Generating a datasheet report Generating a bottleneck report Generating a constraints coverage report Generating a Combinational Loop Report

SmartTime (Enhanced Constraint Flow)

SmartTime is the Libero SoC gate-level static timing analysis tool. With SmartTime, you can perform complete timing analysis of your design to ensure that you meet all timing constraints and that your design operates at the desired speed with the right amount of margin across all operating conditions.

Static Timing Analysis (STA)

Static timing analysis (STA) offers an efficient technique for identifying timing violations in your design and ensuring that it meets all your timing requirements. You can communicate timing requirements and timing exceptions to the system by setting timing constraints. A static timing analysis tool will then check and report setup and hold violations as well as violations on specific path requirements.

STA is particularly well suited for traditional synchronous designs. The main advantage of STA is that unlike dynamic simulation, it does not require input vectors. It covers all possible paths in the design and does all the above with relatively low run-time requirements.

The major disadvantage of STA is that the STA tools do not automatically detect false paths in their algorithms as it reports all possible paths, including false paths, in the design. False paths are timing paths in the design that do not propagate a signal. To get a true and useful timing analysis, you need to identify those false paths, if any, as false path constraints to the STA tool and exclude them from timing considerations.

Timing Constraints

SmartTime supports a range of timing constraints to provide useful analysis and efficient timing-driven layout.



Timing Analysis

SmartTime provides a selection of analysis types that enable you to:

- Find the minimum clock period/highest frequency that does not result in a timing violations
- Identify paths with timing violations
- Analyze delays of paths that have no timing constraints
- Perform inter-clock domain timing verification
- · Perform maximum and minimum delay analysis for setup and hold checks

To improve the accuracy of the results, SmartTime evaluates clock skew during timing analysis by individually computing clock insertion delays for each register.

SmartTime checks the timing requirements for violations while evaluating timing exceptions (such as multicycle or false paths).

SmartTime and Place and Route

Timing constraints impact analysis and place and route the same way. As a result, adding and editing your timing constraints in SmartTime is the best way to achieve optimum performance.

SmartTime and Timing Reports

From **SmartTime > Tools > Reports**, the following report files can be generated:

- Timing Report (for both Max and Min Delay Analysis)
- Timing Violations Report (for both Max and Min Delay Analysis)
- Bottleneck Report
- Constraints Coverage Report
- Combinational Loop Report

SmartTime and Cross-Probing into Chip Planner

From SmartTime, you can select a design object and cross-probe the same design object in Chip Planner. Design objects that can be cross-probed from SmartTime to Chip Planner include:

- Ports
- Macros
- Timing Paths

Refer to the SmartTime User's Guide for details (Libero SoC > Help > Reference Manual > SmartTime User's Guide).

SmartTime and Cross-Probing into Constraint Editor

From SmartTime, you can cross-probe into the Constraint Editor. Select a Timing Path in SmartTime's Analysis View and add a Timing Exception Constraint (False Path, Multicycle Path, Max Delay, Min Delay). The Constraint Editor reflects the newly added timing exception constraint.

Refer to the <u>SmartTime Static Timing Analyzer User's Guide SmartFusion, IGLOO, ProASIC3, Fusion</u> or <u>SmartTime User Guide (Classic Constraint Flow) SmartFusion2, IGLOO2, and RTG4</u> for details.

Verify Power

Right-click on the Verify Power command in the Design Flow window to see the following menu of options:






Figure 43 · Verify Power right-click menu

Verify Power sub-commands

Run - Runs the default power analysis and produces a power report. This is also the behavior of a double-click to **Verify Power**.

Clean and Run All - Identical to the sequence of commands "Clean" (see below) and "Run"

Open interactively - Brings up the SmartPower for Libero SoC tool (see below)

Clean - Clears the history of any previous default power analysis, including deletion of any reports. The flow task

completion icon will also be cleared.

Configure Options - Selects 2.5V or 3.3V as the nominal voltage of VPP on the board, for generation of the power report.

Configure Options ... - This sub-command is only available if there are options to configure, in which case a dialog box will pop-up presenting the user with technology-specific choices.

View Report - This sub-command is only available and visible if a report is available. When **View Report** is invoked, the Report tab will be added to the Libero SoC GUI window, and the Power Report will be selected and made visible.

SmartPower

SmartPower is the Microsemi SoC state-of-the-art power analysis tool. SmartPower enables you to globally and in-depth visualize power consumption and potential power consumption problems within your design, so you can make adjustments – when possible – to reduce power.



SmartPower provides a detailed and accurate way to analyze designs for Microsemi SoC FPGAs: from top-level summaries to deep down specific functions within the design, such as gates, nets, IOs, memories, clock domains, blocks, and power supply rails.

You can analyze the hierarchy of block instances and specific instances within a hierarchy, and each can be broken down in different ways to show the respective power consumption of the component pieces.

SmartPower also analyses power by functional modes, such as Active, Flash*Freeze, Shutdown, Sleep, or Static, depending on the specific FPGA family used. You can also create custom modes that may have been created in the design. Custom modes can also be used for testing "what if" potential operating modes.

SmartPower has a very unique feature that enables you to create test scenario profiles. A profile enables you to create sets of operational modes, so you can understand the average power consumed by this combination of functional modes. An example may be a combination of Active, Sleep, and Flash*Freeze modes – as would be used over time in an actual application.

SmartPower generates detailed hierarchical reports of the power consumption of a design for easy evaluation. This enables you to locate the power consumption source and take appropriate action to reduce the power if possible.

SmartPower supports use of files in the Value-Change Dump (VCD) format, as specified in the IEEE 1364 standard, generated by the simulation runs. Support for this format lets you generate switching activity information from Model *Sim* or other simulators, and then utilize the switching activity-over-time results to evaluate average and peak power consumption for your design.

See SmartPower User Guide

IO Advisor (SmartFusion2, IGLOO2, and RTG4)

The IO Advisor enables you to balance the timing and power consumption of the IOs in your design. For output IOs, it offers suggestions on Output Drive and Slew values that meet (or get as close as possible to) the timing requirements and generates the lowest power consumption. For Input IOs, it offers suggestions on On-Die Termination (ODT) Impedance values (when the ODT Static is ON) that meet (or get as close as possible to) the timing requirements and generates the lowest power consumption.

Timing data information is obtained from the Primary analysis scenario in SmartTime. Power data is obtained from the Active Mode in SmartPower.

To open the IO Advisor from Libero SoC's Design Flow window, right-click **IO Advisor** and choose **Open Interactively** (**IO Advisor > Open Interactively**) or double-click **IO Advisor**.



sign Flow		8
hift_reg32	c 🕥 🎒	ø
Tool		-
Edit Constraints		
→ I/O Constraints		
Timing Constraints		
P Floorplan Constraints		
Verify Post Layout Implementation	Ê.	
• Generate Back Annotated Files		
Simulate		
🔄 Verify Timing		_
A Verify Power		
/ IO Advisor		
Edit Design Hardware Configuration	Open Interactively	
Programming Connectivity and Inte	63	=
Programmer Settings	Help	
Device I/O States During Programming	ng	
Configure Security and Programming Configure Sec	Options	
🛃 Configure User Programming Data		
Configure Programming Recovery		
Configure Security		
🦉 Update eNVM Memory Content		
Program Design		
Configure Bitstream		
Generate Bitstream		-

Figure 44 · IO Advisor (Classic Constraint Flow)

Introduction

The Introduction screen provides general information about the IO Advisor.

- The introduction screen provides the navigational panel for you to navigate to the following panels:
 - Output Load panel Displays the IO load Power and Delay values for Outputs and Inouts.
 - Output Drive and Slew panel Displays the Output Drive and Slew for Outputs and Inouts.
 - ODT & Schmitt Trigger Displays the ODT Static (On/Off), the ODT Impedance value (Ohms) for Inputs and Inouts and the Schmitt Trigger (On/Off)

All steps in the IO Advisor are optional.






Figure 45 · IO Advisor - Introduction

Output Load

The Output Load panel displays the load of all output/inout ports in your design.

The display is sorted by Initial or Current value and is selectable in the Sort By drop-down menu.

Tooltips are available for each cell of the Table. For output and inout ports, the tooltip displays the Port Name, Macro Name, Instance Name and Package Pin. Inout ports are identified by a blue bubble icon.

le Edit View Help													
1 1 1 1 1 A													
DAdvisor Introduction	Set Output Loa	d											
+ 10 Attributes	PortName PODR*				Search						Sort By Initial		
Output Load Output Drive & Siew ODT & Schmitt Trigger	Status .	Port .	Direction •	Bank -	10 . Standard	State 💌	Output Load(pl)	Power -	Power Change(%)	Delay -	Slack (m)		
Summary	D 🖌	FOOR, BARD	Output	Bank0 - DDRDD	SSTLIM	Solital	5	1656.64		3.005			
		1				Current	2	1656.44	+0.00	3.005	1		
	18 🖌	FOOR_BALLS Port	IN ADUB-OUTBUF		1	Current	5	1656.64	+0.00	3.008			
	19	SDOR BAITS Insta	nce RTG4FDDRC J	NO FOOR BA OU	UDPAD -	Initial	5	1656-44		3.005			
		Pin.	AX40			Current		1656.44	+0.00	3.005			
	20 1	FOOR_CAS_N	Output	BankS - DDROD	1571.181	Current	5	1656.44	+0.00	3.008			
	2	FOOR CKE	Output	Bankd - DDRDD	SSTLIBI	Initial	5	1656.44	1000 100 km	3.005			
		TUDALCAR	Continue	David - DOwlo	201112101	Current	5	1656.44	+0.00	3.005			
	22 /	FOOR_CLK	Output	Bank8 - DORDO	5571,181	Initial Current	3	646.55 646.55	+0.00	2.951 2.951			
	23					Initial	5	1656.44	+0.00	3.008			
		FOOR_CS_N	Output	Bank0 - DDR00	SSTLER	Current	3	1656.44	+0.00	3.008	1.00		
	NO	FOOR DM RDQ.	· Inout	Bankd - DDRID		Initial	5	75444.69		3.005			
1.0		COLOR DATE:		and the local design of the	and the second sec	Current	3	75444.69	+0.00	3.005		_	
perating Moder	28	FOOR_DM_RDQ	 Inout 	BankD - DORDO		Current		75444.59	-0.00	3,005			
	80		PERSONAL PROPERTY	and the second		Initial	5	138928.39		2,951	in the		
WHAT ACTIVE	•	FDDR_DQS[0]	 Inout 	Bank0 - D0400		Current	5	138928.39	+0.00	2.951			
operating Conditions:	20	FDDR, DQS(1)	 Inout 	Bank0 - DORIO	SSTUB	Initial	5	138928.39		2.951	**		
ining worst						Current Initial		138928.39 1656.44	+0.30	2.951 3.008			
	3	FOOR, DQS, TM.	Output	Bank0 - DDRIO	SSTLIB	Current		1656.44	+0.00	3.008			
DWERE TYPICAL	30	FDDR, DQS1	· hout	Bankd - DORSO	SSTUB	Initial	5	75444.69	10000000	3.005			
otal Power		1000(0400)	· most	Banks - DOKDO	20112301	Current	5	75444.69	+0.00	3.005			
atial 1759689.39wW	0	FDDR, DQDR)	 Inout 	Bankl - DDRID	SSTLIBI	Solial Current	5	75464.69	+0.00	3.005		_	
	n e					Initial	2	75444.69	+0.00	3.005		-	
arrest: 1759689.39v#		ore Initial Value	A 1	Russ Anten	2776 B					Price	Select A	Net	

Figure 46 · IO Advisor - Output Load Panel



Search and Regular Expressions

To search for a specific Port, enter the Port Name in the Port Name Search field and click Search. Regular expressions are accepted for the search. All Port Names matching the regular expression are displayed. The regular expression "FDDR*", for example, results in all the output ports beginning with FDDR in the Port Name appearing in the display.

Name	FOOR*			1	Search								Sort By	Initial	-
	Status 💌	Port 💌	Direction 💌	Bank 💌	10 Standard	State 💌	Output Load(pl)	Power (sW)	•	Power Change(%)	Delay (ns)		Slack (ns)	. I	•
16 🧹		FDDR_ADDR(9)	Output	Banko - DORIO	SSTLERI	Initial Current	5	1656.44	-	+0.00	3.008		**		
1	_	FDDR_BA(0)	Output	Bank0 - DDRIO	SSTLAN	Initial	5	1656.44			3.005				
8		FDDR_BA(1)	Output	Bank0 - DDRIO	SSTLIBI	Current Initial	5	1656.44		+0.00	3.008				
9						Current	5	1656.44		+0.00	3.008				
		FDDR_BA[2]	Output	Bank0 - DDRIO	SSTLIBI	Current	5	1656.44		+0.00	3.005				
• •		FODR_CAS_N	Output	Bank0 - DORIO	SSTLER	Initial Current	5	1656.44	-	+0.00	3.008	-			
1		FDDR_CKE	Output	Bank0 - DORIO	SSTLIBI	Initial Current	5	1656.44		+0.00	3.005				-
21		FDDR_CLK	Output	Bank0 - DORIO	SSTLER	Initial	5	646.55			2.951				
3 1		1000 00000		Bank0 - DDRIO	SSTLIBI	Current Initial	5	646.55 1656.44	-	+0.00	2.951 3.008				
		FDDR_CS_N	Output	Carl Contraction	ALC: NO	Current Initial	5	1656.44	_	+0.00	3.008				
0		FOOR_DM_RDQ_	Inout	Bank0 - DORSO	SSTLIN	Current	5	75444.69		+0.00	3.005				
0		FDDR_DM_RDQ	Inout	Bank0 - DORIO	SSTLEBI	Initial Current	5	75444.69		+0.00	3.005				
0		FDDR_DQS(0)	• Inout	Bankó - DORSO	SSTLIBI	Initial Current	5	138928.39		+0.00	2.951 2.951				
0		FDDR_DQS(1)	Inout	Bank0 - DDRIO	SSTL181	Initial	5	138928.39	1	+0.00	2.951				
1		FDDR. DQS. TM	Output	Bank0 - DORSO	SSTLIBI	Initial	5	1656.44		1000	3.008				
		FDDR. DQ(0)	• Inout	Bank0 - DORIO	SSTLIBI	Current Initial		1656.44 75444.69		+0.00	3.008				
		roos poss	A lack		cen tet	Current Initial	5	75444.69		+0.00	3.005				-

Figure 47 · Search Field and Regular Expressions

Status Column

The icon in the Status Column displays the status of the Output Port.

lcon	Status and Explanation
√	OK - The IO attributes match the suggestion in Output Drive and Slew Table.
8	Error – The Timing constraints for this IO are not met in Output Drive and Slew Table.
0	Information – you can improve the power and/or timing of the IO by applying the suggestion in Output Drive and Slew Table.

Column Display and Sorting

To hide or unhide a column, click on the drop-down menu of a column header and select Hide Column or Unhide All Columns.

To sort the contents of a column, select the column header, and from the right-click menu, select Sort /A to Z/Z to A/Sort Min to Max/Sort Max to Min as appropriate.

Set Output Load

To set the output load of a port, click the Port and click **Set Output Load** or edit the value in the Current Output Load cell. Initial value remains unchanged.



Restore Initial Value

To restore a Port's output load to the initial value, select the output port and click **Restore Initial Value**. The current value changes to become the same value as the initial value.

Output Drive and Slew

The Output Drive and Slew page displays the Output Drive and Slew of all output/inout ports of your design. The display can be sorted according to the initial, current or suggested values. To change the sorting, click the Sort By drop-down menu to make your selection.

Three values are displayed for Output Drive and Slew of each IO output/inout port:

- Initial This is the initial value when the IO Advisor is launched.
- Current –This is the current value which reflects any changes you have made, including suggestions you have accepted from the IO Advisor.
- Suggested This is the suggested value from the IO Advisor for optimum power and timing performance.

Introduction	Adjust Output Drive and Slew												
Output Load	PortName				Search 10						Delay	Sort By Dottel	
Output Drive & Slew OOT & Schmitt Trigger	Status .	Part	Direction •	Bank	Standard		Output Drive(mA)	Siew •	Fewer (wW)	Power Change(%)	(ma)	(m)	
Summary			1			Suggested		- 14	2656.44	+0.00	3.005		
	30 1	and and the	Output	Barld - 00800	SSTLIM	Current			2656.44	+0.00	3.008		
	10 V	FOOR, CAS, M	Corpor	Banko - DORDO	201178	Suggested			2656.44	+0.00	3.008		
		14	R FOOR CAS N			Inital			2656.44	+0.00	3.005		
	n.		R : FDDR, CAS, N etro : ADLIB-OUTBU			Current			2656.44	+0.00	3.005		
			tance : RTG4FDDRC		NUMBER OF TAXABLE	Suggested			2556.44	+0.00	3.005		
			ANOP	100,000,000,000,000,000,000,000,000,000	100,0000	Initial			646.55		2.8%		
	22 🖌	FOOR CLK	Output	Bank0 - DORSO	ISSTLAM	Current			646.55	+0.00	2,950		
		100000000000000000000000000000000000000	10000			Supported			646.55	+0.00	2,950		
	The second se		a barren and	Intel	-		3656.44		3.008				
	20 🧹	FOOR CS N	Output	Bank0 - DDRID	\$571.380	Current			2656.44	+0.50	1.008		
- Married 1						Supported			2106.44	+0.00	3.008		
	and March 199	A CONTRACTOR OF STREET	1000			Initial	**	**	75444.69		3.005	**	
erating Hode:	36	FOOR DM RDQ.	· Inext	Bankd - DDRID	1571.181	Current			75444.09	+0.00	3.005		
NUCL ACTIVE	110 P. 1					Suggested	10		33511.84	-55.58	3.005		
and Active						Initial		10	75444.09	1.	3.005		
erating Conditions:	30	FOOR, DM, RDQ.	Inout	Bankd - DDRID	SSTLAR	Current		10	75444.69	+0.00	3.005		
						Suggested	**	**	31511.84	-55.58	3.005		
ning worst						Initial	10.	10.	138828.39		2.951		
NUC TYPICAL	*0	FDDR_DQS[0]	Inout	Bank0 - DDRID	SSTLIM	Current			138928.39	+0.00	2,950		
			100000		2 10 10 12 1	Suggested			55062.50	-60.37	2.950		
tal Poweri						Initial		- 10	138829.39		2.950		
	22 0	FDOR_DQS[1]	 Inout 	Bankl - DDRID	SSTLAM	Current		**	138929.39	+0.00	2.951	**	
Rub 1759889.39vm		_				Suggested			55062.50	-60.32	2.950		

Figure 48 · IO Advisor - Output Drive and Slew

How the Suggested Values Are Computed

The IO Advisor provides suggestions for output drive and slew values according to the following criteria:

- When the user has set no output delay constraint for the port, the IO Advisor suggests IO attribute values that generate the lowest power consumption.
- When the user has set an output delay constraint on the port, the IO Advisor suggests IO attribute values that generates the lowest power consumption and positive timing slacks. If the slacks of all attribute combinations are negative, the IO Advisor suggests an attribute combination (Drive strength and slew) that generates the least negative slack.

In this screen, you can change the drive strength and slew of the design output I/Os. Select the out drive and/or the slew current value cell. Click the cell to open the combo box. Choose the value you want from the set of valid values. You can restore the initial values by clicking **Restore Initial Value**.

To make changes to multiple I/Os, select multiple I/Os (Control+click), click **Set Slew** or **Set Outdrive**, select the value, and click **OK**.

Apply Suggestion

To apply the suggested value to a single output port, select the output port and click **Apply Suggestion**.



To apply the suggested values to mulitple ports, select the multiple ports (Control+click) and click **Apply Suggestion**.

Adjust ODT and Schmitt Trigger

This page allows you to set the Schmitt Trigger setting (On/Off), On-Die Termination (ODT) Static setting (On/Off), and the ODT Impedance (in Ohms) to valid values for all Input/Inout IOs of your design. The IO Advisor page instantly gives you the Power (in uW) and Delay (in ns) values when you make changes. If the suggested values meet your design's power and/or timing requirements, you can accept the suggestions and continue with your design process.

le Edit View Help														
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1														
Introduction + IO Attributes Output Lead	Adjust ODT an	d Schmitt Tri)ger		Search							Sert By	2100al	
Output Drive & Slew ODT & Schmitt Trigger	Status	• Port •	Direction	Bank	• 30 • Standard •	State	· Schmitt Tripper	· ODT Static	Impedance lobus	Power (Power Change(%)	Delay (m)		- 44
Summary	-					Initial		01	50	75444.69		3.005		
	20	FDDR_DM_RDQ_	9 Inout	Bankt - DDRID	1STLM	Current		011	50	75444.09	+0.00	1.005		
					1.000	Suggested		Off	150	33511.84	-55.58	3.005		
	-				in the second	Initial		Off	50	138929.39		2.951		- L.
	30	FDOR DQS[0]	 Inout 	Bank0 - DDRDD	SSTLAR	Current		01	50	138828.39	-0.00	2,950		
		Doct - H	Inaco Not			Suggested		Off	150	138828.30	-90.37	2,950		-
	10		ADUB-SIDUE OFF		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Current		OW	50	138528.39	+0.00	2.951		-
	• •			U-100R DQS D/U	XORADP			Off	150	15062.50	-0.00	2,950		
	Pin: AF33			111111	Suggested		OW	30	34134.35	40.0	1,739			
	30	FDOR DOS THA	land.	Bankt - DORIO	SSTLAN	Current		01	50	74134.55	+0.00	1.739		
	20	strated inter	and one	64-40 - 00400	3011288			00	150	32215.15	-9.50	1,340		
1000 C	100 A.C.1.1 ACTACON					Supported Initial		OW	30	75444.00		3.005		
(<u> </u>	6 0	FDOR_DQ(0)	· Inest	Bankd - DORIO	1571.180	Current		07	50	75444.09	+0.00	1.005		21
Operating Mode:		in the second se	·	tanas - conso	Jonus	Suggested		OW	150	30511.84	-55.58	3,005		
						Intel		Off	50	75444.09		1,005		
ACTIVE ACTIVE	78	FDOR, DQ(30)	· Inout	Bankt - DORIO	3571.38	Current		C/F	50	75444.00	+0.00	1.00%		
					Por same	Suggested		Off	150	10511.84	-55.54	1.005		
Operating Conditions:				1		Initial		OW	50	75444.00		1.008		
Tamange WORLT	10	FDOR, DQ(11)	· Inout	Bankl - DDRID	SSTLIM	Current		04	50	75444.60	+0.00	3,008		-
200	100	Constant of the				Suggested		Off	150	31511.84	-55.58	1.004		_
Poweri TYPECAL						Initial	10	08	50	75444.60		3.008		
	30	FDOR_DQ(12)	Inout	Bank0 - 00R90	SSTLIN	Current		Off	50	75444.09	+0.00	3.008		
Total Power:						Supported	m	OW	150	30511.84	-55.58	3.008		
initial: 1759889.39vW	4													
Current: 1759889.39vW	Set Schwitt Trigger Se	e OOT State: Set OD	Timpediance Ace	ly Supportion	mbre Intel Wile								-	
												-		-

Figure 49 · IO Advisor – Adjust ODT and Schmitt Trigger

Note: ODT is not allowed for 2.5V or higher single-ended signals. It is allowed for differential signals.

Search and Regular Expressions

To search for a specific Port, enter the Port Name in the Port Name Search field and click Search. Regular expressions are accepted for the search. All Port Names matching the regular expression are displayed. The regular expression "RESET", for example, results in the input/inout ports with the port name beginning with "RESET" appearing in the display.

Khdvisor														-
ie Edit View Help			_				_					_	_	_
1 1 1 1 A														
IDAdvisor Introduction	Adjust ODT an	d Schmitt Tr	rigger											
 IO Attributes Output Load 	PartName MESET*				- Search							Sortily Initial		
Output Drive & Siew ODT & Schmitt Troper	Status (Put	Direction	Back	 30 Standard 	• State •	Schmitt Brigger	ODE Static .	OOI .	Power -	Power . Ownpr(%)	Delay (m) 2.013		ilach (m)
Summary	3.	NT, ASST, N	hqut	Bank0 - DDRDD	D/CMOS28	Initial Current Suggested	08			342.13 342.13 342.13	-5.00	2.045	_	
Correnting Hode: Power: ACTIVE Operating Conditions: Temps withST Power: TYPECA Yalad Power: Janual LIPSEAN.Jhue Current: LIPSEAN.Jhue Current: LIPSEAN.Jhue	e (Set Schwitt Inger) (Se	et COT Starks] [Set C	0f injediros] [A	als bagester.) (Restore Judial take	-							-	
												fr.somb	Cold and	consult
rady											PanikTG4 Deck	And into the	states of the	

Figure 50 · Search Field and Regular Expressions



Status Column

The icon in the	Status Column	displays	the status of	the input/input	norts
	Status Column	uispiays	ine status ut		puits.

Icon	Status and Explanation					
√	OK - The IO attributes match the suggestion in the Adjust ODT and Schmitt Trigger Table.					
Error – The Timing constraints for this IO are not met in the Adjust ODT and Schmitt Trigge Table.						
0	Information – you can improve the power and/or timing of the IO by applying the suggestion in the Adjust ODT and Schmitt Trigger Table.					

Column Display and Sorting

To hide or unhide a column, click on the drop-down menu of a column header and select Hide Column or Unhide All Columns.

To sort the contents of a column, select the column header, and from the right-click menu, select Sort /A to Z/Z to A/Sort Min to Max/Sort Max to Min as appropriate.

Set Schmitt Trigger

For IO Standards that support the Schmitt Trigger, you can turn the Schmitt Trigger On or Off. Select the IO and click **Set Schmitt Trigger** to toggle on or off. Your setting is displayed in the Schmitt Trigger column for the IO.

Set ODT Static

For IO standards that support ODT static settings, you can turn the ODT Static On or Off according to your board layout or design needs:

- On The Termination resistor for impedance matching is located inside the chip.
- Off The Terminator resistor for impedance matching is located on the printed circuit board.

To turn the ODT Static on or off, click to select the input/inout port and from the pull-down menu, toggle on or off. You can also turn ODT Static on or off by clicking **Set ODT Static** and toggling on or off.

Set ODT Impedance (Ohm)

For each input/inout in your design, valid ODT Impedance values (in Ohms) are displayed for you to choose from. Click to select the input/inout port and select one of the valid ODT impedance values from the pull-down list in the ODT Impedance column. You can also click **Set ODT Impedance** to choose one of the valid ODT impedance values. The Power and Delay values may vary when you change the ODT Impedance (Ohm).

Note: When ODT_static is set to OFF, changing the ODT_Impedance value has no effect on the Power and Delay values. The Power and Delay values change with ODT_Impedance value changes only when ODT_static is set to ON.

Apply Suggestion

To apply the suggested value to a single input/inout port, select the port and click **Apply Suggestion**. To apply the suggested values to multiple ports, select the multiple ports (Control-click) and click **Apply Suggestion**.



Restore Initial Value

To restore an input/inout port's attribute values to the initial values, select the port and click **Restore Initial Value**. The current value changes to the same value as the initial value.

Summary of Changes

This screen provides a summary of the timing and power changes you have made in the IO Advisor.

IDAdvisor									
le Edit View Help									
1 1 1 1 1 A									
OAdvisor Introduction	Summary of the Changes								
+ 10 Attributes	Name	Outdrive Slew	Output Load Schmitt 1	ligger OOTImpedar	NOT 100 100	atic 10 Delay	ID Sleck	ID Power	
Output Load	+ Summary								
Output Drive & Siew	4 Power Changes								
	Initial 1780506.120 uW								
ODT & Schmitt Trippe	Current: 1675663.949 unv								
Summary	Change: 404044.171 uW (-5.89%)								
	* Taxing Changes								
	Initial number of 30s with Negative Slack: 0								
	Current number of IOs with Negative Slack: 0								
	Initial World Slack: -								
	Current Word Slack:								
	# 30 Attribute Changes (per 80)								
	FDOR ADDRID								
	Initial		Sp#			3.008 ms	N/A	1347-055 ww	
	Current		10 pf			3.325 mi (+3.38%)	NA	1347.055 vW (0.00%)	
	# FDDR.ADDR34								
	Initial		Spf			3.005 mi	N/A	1347.055 wW	
	Current		10 p#			3.122 mi (+3.90%)	N/A	1347.015 v/v (0.00%)	
	 FDDR_DQSRI 								
	Initial				Off	2,910 mi	NO.	138387.217 ww	
	Current				On	2,950 ms (-0.02%)	N/A	138387.217 wW (0.00%)	
	# FOOR_DOS_TANGCH_0_IN								
	Initial				Off	1.739 m	NA.	74154.551 v/W	
	Current				On	1.740 ms (+0.89%)	NA.	74154.551 uliv (0.00%)	
	< RDOR_DQ38								
	Initial			50 ohm	Off	3.005 ms	N/A	75302.506 ull/	
And Address of the Ad	Current			150 ohm	On	3.005 ms (+0.01%)	N/A	33262.750 wW/1-55.77%	
	+ FOOR_DQ(SI) Initial			50 ohm			NA	being and the	
operating Mode:	Current			150 ohm		3-008 ms 3-008 ms (-0.00%)	N/A	75202.306 v/W 33262.710 v/W (-55.77%)	
OWER ACTIVE	* FDOR, DQ12			130 000		2100 to 1-0.00ml	No.	32/45/10 0W (-05/1/46	
	Initial			30 ohm		3,000 ms	N/A	75202.306 unv	
operating Conditions:	Current			75 ohm		3.008 ms (-0.00%)	NA	54235.994 ultr (-27.88%)	
aning worst	+ INT DONE					and a large of	-	territorial and have see all	
Tening: WORST	Initial	SLOW				3.673.44	NA	#61.257 v/W	
NAMES TYPECAL	Current	MECOLIM				3.322 es (-1.3.29%)	No.	#61.872 v/W (+0.13%)	
	 NELRESELN 								
otal Power:	Initial		Off			2.876 ma	NR.	542.134 wW	
	Current		On			2.675 ms (-0.00%)	NA	342.255 u/W (+0.84%)	
nitist 1780508.12vW									
Current) 1675663.95vm									
Seving 5.89%									Save Summ
								Fam.R164 Der.RT46150	The second diverse

Figure 51 · IO Advisor – Summary

You can save the summary by clicking Save Summary, selecting the save format (text or CSV), and clicking OK.

To commit IO Attribute changes you have made to the database (the *io_pdc file), choose **Save** from the File Menu (**File > Save**). Click **OK** in the dialog that appears.

Note: After saving the changes into the pdc file and database, the summary refreshes automatically and shows the latest data as per the latest database.

Simultaneous Switching Noise

Introduction

Simultaneous Switching Noise (SSN) is the Libero SoC voltage noise analysis tool. It provides a detailed analysis of the noise margin on each I/O pin in the design based on the pin information as well as all the other active pins placed in the same I/O bank of the design. The tool computes the noise margin based on I/O Standards, Drive Strength, and placement of the pin. The SSN Analyzer helps you achieve the desired voltage noise margin, resulting in improved signal integrity.

Right-click SSN Analyzer in the Design Flow window and select Open Interactively to open the SSN Analyzer.

Supported Families

The SSN Analyzer supports the SmartFusion2, IGLOO2, and RTG4 families.



Supported Die/Package

Family	Die	Package
IGLOO2	M2GL150	FC1152
	M2GL090	FG676
	M2GL060	FG676
	M2GL050	FG896
	M2GL025	FG484/VFG4 00
	M2GL010	FG484
SmartFusion2	M2S150	FC1152
	M2S090	FG676
	M2S060	FG676
	M2S050	FG896
	M2S025	FG484
	M2S010	FG484
RTG4	RT4G150	CG1657

Dies and packages for which characterization data is unavailable are not supported.

Supported I/O Standard

The SSN Analyzer supports the following I/O Standards:

- LVCMOS 3.3V
- LVCMOS 2.5V
- LVCMOS 1.8V
- LVCMOS 1.5V
- LVCMOS 1.2V
- LVTTL

Supported I/O Types

Only single-end I/Os are supported. Differential I/Os are not supported.

SSN Analyzer

Three tabs are available in the SSN Analyzer:

- Noise Report
- Excluded IOs
- Summary



Noise Report

The Noise Report tab displays by default when the SSN Analyzer opens, and lists all of the design's Output and Inout ports. Input I/Os are not supported. The displayed columns are:

- Bank Name/Pin Number Shows the Bank Number and the Package Pin Number of the Port
- **Port Name** Shows the Port Name
- Instance Name Shows the Instance Name of the Port
- I/O Standard Shows the I/O Standards supported by SSN Analyzer. Supported standards are: LVCMOS 3.3V, LVCMOS 2.5V, LVCMOS 1.8V, LVCMOS 1.5V and LVCMOS 1.2V and LVTTL.
- Drive Strength (mA) Drive Strength selections are available from 2 to 12.
- Static When this checkbox is checked, the I/O is considered neither as an Aggressor nor as a Victim. It is excluded from SSN Analysis.
- Don't Care When this checkbox is checked, the I/O is excluded from consideration as a Victim for Noise Margin computation. However, it is considered as an Aggressor for Noise Margin computation of other I/Os.

Note: Static and Don't Care are mutually exclusive.

- Noise Margin (%) This is the Noise Margin number computed by the SSN Analyzer. A negative number (shown in red) indicates that it is outside the guideline of SSN analysis.
- Within Guideline Either Yes (Positive Noise Margin) or No (Negative Noise Margin). The Yes (within guideline) or No (outside guideline) guideline is different for different I/O standards:
 - LVTTL/LVCMOS (3.3V) A Yes (within guideline) is defined as follows:
 - A ground bounce voltage less than or equal to 1.25V and a pulse width of less than or equal to 1 ns
 - A VDD dip voltage greater than or equal to VIH_{min} and a pulse width of less than or equal to 1 ns
 - All other LVCMOS Standards (2.5V, 1.8V, 1.5V, 1.2V) A Yes (within guideline) is defined as follows:
 - A ground bounce voltage less than or equal to VIL_{max} for ground bounce and a pulse width of less than or equal to 1 ns
 - A VDD dip voltage greater than or equal to VIH_{min} and a pulse width of less than or equal to 1 ns
 - Noise margin violating the criteria for "Yes" is considered to fall outside the specified guidelines, and is reported as a "No"



File Edit View Help									
2 9 5									
Noise Report Excluded IOs	Summary								
ort Name :				Search				Pulse Width : 1ns	
Bank Name/ Pin Number	Port Name	Instance Name	IO Standard	Drive Strength (mA)	Static	Don't Care	Noise Margin (%)	Within Guideline	
4 Bank0 (1.5v)									
A16	Wf	wr_obuf/U0/U_IOPAD	LVCMOS15	4	7		99.01	Yes	
A15	datao[28]	datao_obuf[28]/U0/U_IOPAD	LVCMOS15	4		(m)	99.01	Yes	
4 Bank1 (3.3v)									
J28	datao[29]	datao_obuf[29]/U0/U_IOPAD	LVTTL	4	8	100	98.38	Yes	
J29	datao[25]	datao_obuf[25]/U0/U_IOPAD	LVCMOS33	4		1	98.38	Yes	
4 Bank2 (2.5v)									
M30	datao[4]	datao_obuf[4]/U0/U_IOPAD	LVCMOS25	12		1	-11.66	No	
N26	address1[7]	address1_obuf[7]/U0/U_IOP	LVCMOS25	16		177	-69.11	No	
M28	address1[4]	address1_obuf[4]/U0/U_IOP	LVCMOS25	16		E	-50.88	No	
K30	address1[3]	address1_obuf[3]/U0/U_IOP	LVCMOS25	16		(m)	-11.66	No	
N27	address1[2]	address1_obuf[2]/U0/U_IOP	LVCMOS25	16	10	1973	-25.04	No	
M27	address1[25]	address1_obuf[25]/U0/U_IO	LVCMOS25	16	23	223	-74.95	No	
L28	address1[24]	address1_obuf[24]/U0/U_IO	LVCMOS25	16	10		-74.21	No	
P23	address1[23]	address1_obuf[23]/U0/U_IO	LVCMOS25	16	10	(C)	-72.10	No	
M26	address1[22]	address1_obuf[22]/U0/U_IO	LVCMOS25	16	8	1	-32.03	No	
N25	address1[21]	address1_obuf[21]/U0/U_IO	LVCMOS25	16	8	10	-68.80	No	
K28	address1[20]	address1_obuf[20]/U0/U_IO	LVCMOS25	16		10	-73.62	No	
N24	address1[1]	address1_obuf[1]/U0/U_IOP	LVCMOS25	16			-49.89	No	
P24	address1[19]	address1_obuf[19]/U0/U_IO	LVCMOS25	16	8	1	-59.92	No	
L29	address1[15]	address1_obuf[15]/U0/U_IO	LVCMOS25	16		17	-76.35	No	
J27	address1[14]	address1_obuf[14]/U0/U_IO	LVCMOS25	16			-62.78	No	
L30	address1[13]	address1_obuf[13]/U0/U_IO	LVCMOS25	16			-75.03	No	
P30	address1[12]	address1_obuf[12]/U0/U_IO	LVCMOS25	16	10	(PP)	100.00	Yes	
4 Bank3 (2.5v)									
AB29	mio	mio_obuf/U0/U_IOPAD	LVCMOS25	6	8	100	70.52	Yes	
W29	datao[20]	datao_obuf[20]/U0/U_IOPAD	LVCMOS25	12	100		74.07	Yes	
U25	datao[15]	datao_obuf[15]/U0/U_IOPAD	LVCMOS25	12	1	10	68.75	Yes	
V27	(Afloctch	datao_obuf[141/10/11_IOPAD	IVCMOS25	12	5	1273	75.20	Ver	
								Run Analysis S	Save Repor

Figure 52 · SSN Analyzer - Noise Report Tab

Right-click Menu Items

The following menu items are available when you right-click an I/O. You can select multiple I/Os and then rightclick to apply the menu items to all selected I/Os. Available menu items are:

- Configure I/O in I/O Editor Allows you to reconfigure I/Os, such as changing the I/O Standard or the Pin Assignment or both to improve the noise margin.
 Note: This menu item is only active when the I/O Editor is open.
- Show in Chip Planner Allows you to cross-probe the selected I/Os in Chip Planner. Note: This menu item is only active when the Chip Planner is open.
- Mark Selected Static Marks the selected I/Os as static (excluded from Noise Analysis).
- Unmark Selected Static Unmarks the selected I/Os as static (included for Noise Analysis).
- Mark Selected Don't Care Marks the selected I/O as Don't Care (Not to be considered as Victim).
- Unmark Selected Don't Care Unmarks the selected I/0s as Don't Care (to be considered as Victim).
- Copy Selection Copies the selected I/Os to the Clipboard for pasting into other applications.
- Print Selection Copies the selected I/Os and sends to the printer.
- Sort by Package Die Pad Number Sorts the Pin Number by the order of the I/O Pad number. Use this option to find a pin and its neighboring pins. All used pins are arranged in order of proximity (geographical proximity).

Search and Filter

Filtering is available for Port Names. For example, if you enter the search pattern "DATA*" in the Port Name field and click **Search**, the list is populated with all I/O names beginning with DATA. Names not beginning with DATA are excluded from the list. Filtering allows you to focus on I/Os you are interested in for SSN Analysis.

Pulse Width

The Pulse Width is the settling time of the signal bounce. It is a threshold value which the signal bounce must exceed before the signal bounce is recognized for SSN calculation. Select 1ns or 0ns. Selecting 0ns means that any signal bounce with a pulse width above 0ns is recognized for SSN calculation. A selection of 1ns means only signal bounces with a pulse width at or above 1ns are recognized for SSN calculation.

Changing the Pulse Width selection discards all the changes made for the current Pulse Width selection and triggers a re-analysis based on the new Pulse Width.



Run Analysis

This button is not active when SSN first opens. It is activated only when you have made changes in the Noise Report. These changes may include one or more of the following:

- Checking/unchecking the Don't' Care checkbox for one or more I/Os.
- Checking/unchecking the Static checkbox for one or more I/Os.

When you have made your changes, click Run Analysis and SSN will recompute the Noise Margin number.

Save Report

Click Save Report to save the Noise Report in one of three formats:

- Text Text file with *.txt file extension
- CSV Spreadsheet file with *.csv file extension
- XML XML file with *.xml file extension

Excluded I/Os

This tab displays all I/Os excluded from Noise Analysis. Excluded I/Os include:

- I/Os on unsupported I/O standards
- I/Os marked as Static in the Noise Analysis tab
- JTAG I/Os for which Noise Analysis is irrelevant

se Report Excluded IOs	Summary				
nk Name/Pin Number	Port Name	Instance Name	IO Standard	Comment	
Bank8 (2.5v)					
Bank7 (2.5v)					
Bank6 (1.2v)					
Bank5 (1.8v)					
AK19	ast2	ast2_obuf/U0/U_IOPAD	LPDDRI	IO Standard is not supported	
AE27	ast1	ast1_obuf/U0/U_IOPAD	LPDDRI	IO Standard is not supported	
AE18	datao[30]	datao_obuf[30]/U0/U_IOPAD	SSTL18I	IO Standard is not supported	
Bank3 (2.5v)					
Bank2 (2.5v)					
Bank1 (3.3v)					
Bank0 (1.5v)					
D15	datao[10]	datao_obuf[10]/U0/U_IOPAD	HSTLI	IO Standard is not supported	
D14	datao[11]	datao_obuf[11]/U0/U_IOPAD	HSTLI	IO Standard is not supported	

Figure 53 · SSN Analyzer – Excluded I/Os Tab

The Noise Report includes these columns:

- Bank Name/Pin Number
- Port Name
- Instance Name
- I/O Standard
- Comment Specifies the reason for exclusion, e.g., unsupported I/O Standards or Marked as Static I/Os

You can right-click an I/O previously marked as static in the Excluded I/Os list and select Unmarked Selected Static to include it in Noise Report Analysis.



Summary

The Summary tab displays a summary of the SSN Analyzer. Click **Save Summary** to save the summary in Text, CSV, or XML format.

💓 SSNAnalyzer	
File Edit View Help	
2 b 4	
Noise Report Excluded IOs Summary	
SSN Analyzer Summary:	
Vendor: Microsemi Corporation Program: Microsemi Libero Software, Release v11.9 Copyright (C) 1989-2017 Date : Date : Tue Apr 11 11:15:31 2017 Version: 1.0 Family : SmartFusion2 Die : M2S050T Package : 896 FBGA Speed : -1 Pulse Width : 1ns SSN Analyzer Status : There are some banks that are having DRC Violations : Bank2 pin placement from "M30" to "K30" has exceeded vdd bound	
	Save Summary
	Fam:SmartFusion2 Die:M2S050T Pkg:896 FBGA Speed: -1

Figure 54 · SSN Analyzer - Summary

User Action When SSN Noise Analyzer Reports Failure

When the SSN Noise Analyzer reports poor Noise Margin or Failure, take the following steps to improve the noise margin:

- 1. Change the I/O Standard to one that has a lower noise impact for the failing I/O Bank.
- 2. Select the lower Drive-Strength to reduce the noise. Open the I/O Advisor to see the power/timing impact of the specific I/O cell.
- 3. After making these changes, rerun the SSN Analyzer to see if the noise margin of the I/O Cell improves. In this scenario, Place and Route information remains intact.
- 4. If the improvement is not significant, open the Pin Attributes Editor and change the placement of the pin within the I/O bank to a location farther away from the noisy pins.
- 5. Spread the failing pins across multiple I/O banks. This will reduce the number of aggressive outputs on the power system of the I/O bank.
- 6. Rerun Place and Route and rerun SSN Analyzer to check the Noise Report.






Figure 55 · SSN Analyzer in the Design Flow

See Also

Simultaneous Switching Noise and Signal Integrity Application Notes

Export Back Annotated Files

Libero SoC uses post-layout files for back-annotated timing simulation.

Post-layout files include:

- *ba.sdf Standard Delay Format for back-annotation to the simulator.
- *ba.v/vhd Post-layout flattened netlist used exclusively for back-annotated timing simulation. May contain low level macros not immediately recognizable to you; these were added by the software to improve your design performance.

To generate a post-layout file, in the Design Flow window click **Implement Design** and double-click **Export Back Annotated Files**.

If you wish to export the Back Annotated files with options that are different than the default, right-click **Export Back Annotated Files** and choose **Open Interactively**.

Generate Bitstream

Generates the bitstream for use with the Run PROGRAM Action tool.

The tool incorporates the Fabric design, eNVM configuration (if configured) and custom security settings (if configured) to generate the bitstream file. You need to <u>configure the bitstream</u> before you generate the bitstream. Otherwise, default settings with all available features included will be used. Right-click **Generate Bitstream** and choose **Configure Options** to open the Configure Bitstream dialog box to select which components you wish to program. Only features that have been added to your design are available for programming. For example, you cannot select eNVM for programming if you do not have an eNVM in your design.

Modifications to the Fabric design, eNVM configuration, or security settings will invalidate this tool and require regeneration of the bitstream file.



The Fabric programming data will only be regenerated if you make changes to the Fabric design, such as in the Create Design, Create Constraints and Implement Design sections of the Design Flow window.

This operation is completed automatically as the last step if you use the Build button.

When the process is complete a green check appears next to the operation in the Design Flow window (as shown in the figure below) and information messages appear in the Log window.

1			Place and Route	
		4	Edit Constraints	
			➡ I/O Constraints	
			Timing Constraints	
			😪 Floorplan Constraints	
		⊳	Verify Post Layout Implementation	E
	Þ	•	Edit Design Hardware Configuration	
1	Þ	►	Configure Security and Programming Options	
V	4		Program Design	
V			Senerate Bitstream	
			Run PROGRAM Action	

Figure 56 · Generate Bitstream (Complete)

See Also Configure Bitstream Dialog Box



Device Programming

Default Programming Data File (*.pdb file) is generated automatically as part of the Libero SoC <u>push-button</u> design flow.

SmartFusion, IGLOO, ProASIC3 and Fusion devices use the FlashPoint program file generator to create a programming file. For SmartFusion, IGLOO, and ProASIC3, the FlashPoint interface also enables the advanced security features.

To open FlashPoint, expand **Implement Design**, right-click **Generate Programming Data** and choose **Open Interactively**, which will open Designer. Click **Programming File** within Designer to open FlashPoint. You can generate the following programming files:

- IEEE 1532 files (*.bsd, *.isc)
- DirectC files (*.dat)
- Programming Data File (*.pdb)
- STAPL file (*.stp)
- Serial Vector Files (*.svf)

You must have completed your design to generate your programming (*.stp or STAPL) file.

See Also

Generate a DAT file

Note: The instructions in this section are for PC only, and are not supported for SmartFusion on Linux.

Default Programming Data (*.fdb) is generated automatically as part of the Libero SoC push-button design flow.

This step generates a FDB file that contains the FPGA array only. To add security to the design, you must use the FlashPro application. Right-click **Program Device** or **Export Programming File** to open FlashPro. When FlashPro opens, choose **Modify PDB** to add the security settings.

To generate other programming files for the Fusion devices, open FlashPro.

1. When FlashPro opens, click File > Export > Export Single Programming File to open the Export Programming Files dialog box.



Dutput formats:	Name:
☑ IEEE 1532 Files (*.bsd; *.isc)	nrep1
DirectC File (*.dat) Programming Data File (*.pdb)	Location:
STAPL File (*.stp)	C:\Actelprj\sf\designer\impl1\prep1_fp
Serial Vector Files (*.svf)	
	Browse
arget programming solution:	Existing programming files in this location:
🔘 Microsemi IHP (In House Programming)	prep1.dat
Silicon Sculptor II, BP Auto Programmer, or FlashPro3/4	prep1.pdb prep1.stp
C Generic STAPL player	prep1.50
	prep1_svf
TAPL file type:	
Single STAPL file for all devices	
One STAPL file per device	
Limit file size	
C Maximum file size	
Maximum number of vectors	

Figure 57 · Export Programming Files Dialog Box

- 2. Select the Programming File output format you want to generate:
- IEEE 1532 Files (*.bsd; *.isc)
- DirectC File (*.dat)
- STAPL File (*.stp)
- Serial Vector Files (*.svf)
- 3. Click **Export** to generate the programming files and then click **Close**.



Edit Design Hardware Configuration -SmartFusion2 and IGLOO2 Only

Programming Connectivity and Interface

In the Libero SoC Design Flow window, expand **Configure Hardware** and double-click **Programming Connectivity and Interface** to open the Programming Connectivity and Interface window. The Programming Connectivity and Interface window displays the physical chain from TDI to TDO or SPI Slave configuration.

The Programming Connectivity and Interface view enables the following actions:

- Select Programming Mode Select JTAG or SPI Slave mode. SPI Slave mode is only supported by FlashPro5.
- Construct Chain Automatically Automatically construct the physical chain
- Add Microsemi Device Add a Microsemi device to the chain
- Add Non-Microsemi Device Add a non-Microsemi device to the chain
- Add Microsemi Devices From Files Add a Microsemi device from a programming file
- Delete Selected Device Delete selected devices in the grid
- Scan and Check Chain Scan the physical chain connected to the programmer and check if it matches the chain constructed in the grid
- Zoom In Zoom into the grid
- Zoom Out Zoom out of the grid

Hover Information

The device tooltip displays the following information if you hover your pointer over a device in the grid:

- **Name** Editable field for a user-specified device name. If you have two or more identical devices in your chain you can use this field to give them unique names.
- Device Device name.
- File Path to programming file.
- **Programming action** When a programming file is loaded, the user can select a programming action for any device which is not the Libero design device.
- IR Length Device instruction length.
- **TCK** Maximum clock frequency in Hz to program a specific device; Libero uses this information to ensure that the programmer operates at a frequency lower than the slowest device in the chain.






Figure 58 · Device Information

Device Chain Details

The device within the chain has the following details:

- Libero design device Has a red circle within Microsemi logo. Libero design device cannot be disabled.
- Left/right arrow Move device to left or right according to the physical chain.
- Enable Device Select to enable the device for programming; enabled devices are green, disabled devices are gray.
- Name Displays your specified device name.
- File Path to programming file.

Right-Click Properties

- Set as Libero Design Device The user needs to set Libero design device when there are multiple identical Libero design devices in the chain.
- Enable Device for Programming Select to enable the device for programming; enabled devices are green, disabled devices are gray.
- HIGH-Z For Fusion, SmartFusion, IGLOO, and ProASIC3 devices you can place devices not enabled for programming in HIGH-Z during programming.
- **Configure Device** Ability to reconfigure the device (for a Libero SoC target device the dialog appears but only the device name is editable).
- Load Programming File Load programming file for selected device. (Not supported for Libero SoC target design device.)
- Set Serial Data Opens the Serial Settings dialog box; enables you to set your serialization data.
- Select Program Procedure/Actions (Not supported for Libero SoC target design device):
 - Actions List of programming actions for your device.
 - **Procedures** Advanced option; enables you to customize the list of recommended and optional procedures for the selected Action.
- Move Device Left/Right Move device in the chain to left or right.






Figure 59 · Right-click Properties

Programmer Settings

In the Libero SoC Design Flow window, expand **Configure Hardware**, right-click **Configure Programmer** and choose **Select Programmer** to open the Select Programmer dialog. The dialog displays the name, type, and port of your programmer if it is connected.

A drop-down list shows all connected programmers, allowing you to select the programmer you want. If no programmers are connected, you can connect a programmer without closing the dialog and then click **Refresh**. The connected programmer will appear in the drop-down list.

Select Programme	é.		×
Programmer:	89313	•	Refresh
Programmer type:	FlashPro4		
Port:	usb89313 (USB 2.0)		
			ОК

Figure 60 · Programmer Settings for Connected Programmer

In the Libero SoC Design Flow window, expand **Configure Hardware**, double-click **Configure Programmer**, or right-click **Configure Programmer** and choose **Programmer Settings** to view the Programmer Settings dialog. You can set specific voltage and force TCK frequency values for your programmer in this dialog.



Programm	er Settings				×
FlashPro	FlashPro Lite	FlashPro3	FlashPro4	FlashPro5	
V Se	et Vpp				
🗸 Se	et Vpn				
🔽 Se	et Vdd(l)				
🔽 Se	et Vddp 🛛 🍥 🕻	2.5 V 🔘 3.3	v		
📃 Dr	ive TRST				
Fo	rce TCK Frequenc	у			
	4 🔻 MH	z			
					Set Defaults
Help				OK	Cancel

Figure 61 · Programmer Settings

The Programmer Settings dialog includes setting options for FlashPro5/4/3/3X, FlashPro Lite and FlashPro. Limitation of the TCK frequency for the selected programmer:

- FlashPro supports 1-4 MHz
- FlashPro Lite is limited to 1, 2, or 4 MHz only.
- FlashPro5: 1, 2, 3, 4, 5, 6, 10, 15, 30 MHz
- FlashPro4: 1, 2, 3, 4, 5, 6 MHz
- FlashPro3/3X: 1, 2, 3, 4, 6 MHz

TCK frequency limits by target device:

During execution, the frequency set by the FREQUENCY statement in the PDB/STAPL file overrides the TCK frequency setting selected by you in the Programmer Settings dialog box unless you also select the Force TCK Frequency checkbox.

FlashPro Programmer Settings

Choose your programmer settings for FlashPro (see the above figure). If you choose to add the Force TCK Frequency, select the appropriate MHz frequency. After you have made your selection(s), click **OK**.

Default Settings

- The Vpp, Vpn, Vdd(I), and Vddp options are checked (Vddp is set to 2.5V) to instruct the FlashPro
 programmer(s) to supply Vpp, Vpn, Vdd(I) and Vddp.
- The Driver TRST option is unchecked to instruct the FlashPro programmer(s) NOT to drive the TRST pin.
- The Force TCK Frequency option is unchecked to instruct FlashPro to use the TCK frequency specified by the Frequency statement in the STAPL file(s).



FlashPro Lite Programmer Settings

If you choose to add the Force TCK Frequency, select the appropriate MHz frequency. After you have made your selection(s), click **OK**.

Default Settings

- The Vpp and Vpn options are checked to instruct the FlashPro Lite programmer(s) to supply Vpp and Vpn.
- The Driver TRST option is unchecked to instruct the FlashPro Lite programmer(s) NOT to drive the TRST pin.
- The Force TCK Frequency option is unchecked to instruct the FlashPro Lite to use the TCK frequency specified by the Frequency statement in the STAPL file(s).

FlashPro5/4/3/3X Programmer Settings

For FlashPro5/4/3/3X, you can choose the Set Vpump setting or the Force TCK Frequency. If you choose the Force TCK Frequency, select the appropriate MHz frequency. For FlashPro4/3X settings, you can switch the TCK mode between Free running clock and Discrete clocking. After you have made your selections(s), click **OK**.

Default Settings

The Vpump option is checked to instruct the FlashPro5/4/3/3X programmer(s) to supply Vpump to the device.

NOTE: VPUMP voltage will not be checked for the SmartFusion2/IGLOO2 and newer families of devices. VPUMP does not need to be connected to the programmer for these devices.

- The Force TCK Frequency option is unchecked to instruct the FlashPro5/4/3/3X to use the TCK frequency specified by the Frequency statement in the PDB/STAPL file(s).
- FlashPro5/4/3/3X default TCK mode setting is Free running clock.

TCK Setting (ForceTCK Frequency)

If **Force TCK Frequency** is checked (in the **Programmer Setting**), the selected TCK value is set for the programmer and the Frequency statement in the PDB/STAPL file is ignored.

Default TCK frequency

When the IPD/STAPL file or Chain does not exist, the default TCK frequency is set to 4MHz. When more than one Microsemi flash device is targeted in the chain, the FlashPro Express software passes through all of the files and searches for the "freq" keyword and the "MAX_FREQ" **Note** field. The FlashPro Express software uses the lesser value of all the TCK frequency settings and the "MAX_FREQ" **Note** field values.

Configure I/O States During JTAG Programming

In the Libero SoC Design Flow window expand Edit Design Hardware Configuration and double-click Configure I/O States During JTAG Programming to specify the I/O states prior to programming. This feature is only available once Layout is completed.

The default state for all I/Os is Tri-state.

To specify I/O states during programming:

- 1. Sort the pins as desired by clicking any of the column headers to sort the entries by that header. Select the I/Os you wish to modify (as shown in the figure below).
- Set the I/O Output state. You can set Basic I/O settings if you want to use the default I/O settings for your pins, or use Custom I/O settings to customize the settings for each pin. See the <u>Specifying I/O States During</u> <u>Programming - I/O States and BSR Details help topic</u> for more information on setting your I/O state and the corresponding pin values. Basic I/O state settings are:
 - 1 I/O is set to drive out logic High
 - 0 I/O is set to drive out logic Low
 - Last Known State: I/O is set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming
 - Z Tri-State: I/O is tristated with weak pull up (10k ohm)



Port Name	Macro Cell	Pin Number	I/O State (Output Only
UNUSED	UNUSED	31	Z
UNUSED	UNUSED	30	z

Figure 62 \cdot I/O States During Programming Window

3. Click **OK** to save your settings.

Note: I/O States During programming will be used during programming or when exporting the bitstream.



Configure Security and Programming Options - SmartFusion2, IGLOO2, and RTG4

Configure Programming Options (SmartFusion2 and IGLOO2)

From the Design Flow window, double-click **Configure Programming options** or right-click and choose **Configure Options**.




Figure 63 · Configure Programming Bitstream Settings - Configure Options

The Configure Programming Options dialog box appears for you to configure the programming options.



Configure Programming Options	×
Design name: mux2	
Design version (number between 0 and 65535):	
Silicon signature (max length is 8 HEX chars): 0x	
Programming recovery settings:	
Enable Auto Update	
Enable Programming Recovery	
SPI dock frequency: MHz	
SPI data transfer mode	
SPS: SPO: T SPH: T	
Help	OK Cancel

Figure 64 · Configure Programming Options Dialog Box

Options

Design Version - Enter a number between 0 and 65535 for the design version. This is the Design Version used for Auto Update Programming or for Backlevel protection.

Silicon signature (Hex) - Enter up to eight hexadecimal characters

Programming recovery settings:

The Programming Recovery settings enables you to set your Auto Update and Programming Recovery options for programming.

Auto Update takes place during power-up and compares your Update SPI image Design Version against the Design Version programmed in the device. It performs Auto Update programming on your SPI update Image if:

- The device has been programmed AND
- The Update SPI image Design Version is greater than the Design Version on the device

Auto Recovery enables the device to automatically reprogram itself if there is a power failure during programming.

Enable Auto Update - Click the checkbox to auto update the SPI update image at power up. Auto-update occurs only when the SPI update image Design Version is greater than the Design Version already on the device. When enabling Auto Update, Programming Recovery must also be enabled and this checkbox will be disabled.

Enable Programming Recovery - Click the checkbox to enable programming recovery in the event of a power failure during programming.

SPI clock frequency - Sets your SPI clock frequency. SPI is a full duplex, four-wire synchronous transfer protocol that supports programmable clock polarity (SPO) and clock phase (SPH). The state of SPO and SPH control bits decides the data transfer modes. See the <u>SmartFusion2 Microcontroller Subsystem User's Guide</u> or the <u>IGLOO2 High Performance Memory Subsystem User's Guide</u> for more information.

Select one of the following for the SPI Clock Frequency Values (MHz):

- 1.00
- 2.08
- 3.13
- 4.16



- 5.00
- 6.25
- 8.30
- 12.50

SPI data transfer mode - Sets your SPI data transfer mode for SPO and SPH. The SPO control bit determines the polarity of the clock and SPS defines the slave select behavior. SPS is hardcoded to b'1 and cannot be changed. The SPH control bit determines the clock edge that captures the data. See the <u>SmartFusion2</u> <u>Microcontroller Subsystem User's Guide</u> or the <u>IGLOO2 High Performance Memory Subsystem User's Guide</u> for more information.

Notes:

- Programming Recovery cannot be updated with _UEK1 or _UEK2 programming files. Only the master programming file can be used.
- SPI file programming for Auto Programming, Auto Update (IAP), Programming Recovery, and IAP/ISP Services currently can only program security once with the master file. Update files cannot update the security settings. In addition, Programming Recovery, Silicon Signature, Firewall, and Tamper Macro can only be programmed with the master file and cannot be updated.



Configure Programming Options (RTG4 Only)

From the Design Flow window, double-click **Configure Programming options** or right-click and choose **Configure Options**.

sign Flow				8×
ux4			• •)
Tool				•
O T Verid ·□ G III S O V O V O V O C III V O C O C O C O C O C O C O C O C	onfigure Program	plementation otated Files gn ata ry Content nectivity and Interf		Mode Q
with the second s	igure Programmir	nine alter for president and a state of the latter of the latter of	-	
6	<mark>ram Design</mark> Senerate Bitstream Sun PROGRAM Act	이 방법은 감독하는 것이 많이 없는 것이 없다.	Help	gure Options
Debi	un PROGRAM Act ug Design dentify Debug Des martDebug Design Design for Produ	ign n		-
Catalog Design	Design Hiera	Stimulus Hiera	Files	HDL Templ

Figure 65 · Configure Programming Bitstream Settings - Configure Options

The Configure Programming Options dialog box appears for you to configure the programming options.



Configure Programming Options	×
Design name: sd1	
Design version (number between 0 and 65535):	1
Silicon signature (max length is 8 HEX chars): 0x	abc
Programming Bitstream Settings	
One-time prog	rammable (OTP)
 Enable System Controller Suspend mode Disable JTAG interface 	
Disable SPI interface	
Disable Fabric Erase/Write/Verify Disable Probe Read/Write	
Disable Digest Check	
Selected settings:	
- Enable Probe Read/Write. - Enable Digest Check.	
	Reset to default
Help	OK Cancel

Figure 66 · Programming Bitstream Settings Dialog Box (with Custom selected)



Configure Programming Options	×
Design name: ssd1	
Design version (number between 0 and 65535):	1
Silicon signature (max length is 8 HEX chars): 0x	abc
Programming Bitstream Settings	
Custom One-time prog	rammable (OTP)
Enable System Controller Suspend mode	
Disable JTAG interface	
Disable SPI interface	
Disable Fabric Erase/Write/Verify Disable Probe Read/Write	
Disable Digest Check	
Selected settings:	
You selected to make the device one-time After programming the device you will No or program the device. You will be able t actions VERIFY and VERIFY_DIGEST as w SmartDebug to debug with probes and re	DT be able to erase o run programming vell as use
	Reset to default
Help	OK Cancel

Figure 67 · Programming Bitstream Settings Dialog Box (with One-time programmable (OTP) selected)

Options

Design Version - Enter a number between 0 and 65535 for the design version. **Silicon signature** (Hex) - Enter up to eight hexadecimal characters

Bitstream Settings

Custom

One-time programmable (OTP) - Select this option to make the device one-time programmable. After programming the device, you will not be able to erase or reprogram the device. You will be able to run



programming actions VERIFY and VERIFY_DIGEST, as well as use SmartDebug to debug with probes and read the digest of the Fabric.

Note: Refer to Table 4 in the RTG4 FPGA Datasheet for the maximum number of Verify Cycles per Program/Erase cycle after making the device one-time programmable.

Enable System Controller Suspend Mode – Check this box to enable System Controller Suspend Mode when TRSTB is low during device power up. You can exit System Controller Suspend Mode by driving TRSTB high during device power up. By default, this selection is not checked.

Note: By default, when this options is selected, the JTAG interface will be disabled to ensure proper hardening during System Controller Suspend Mode.

Disable JTAG Interface – Check this box to disable the JTAG interface when TRSTB is low during device power up. You can enable the JTAG interface by driving TRSTB high during device power up. By default, this selection is not checked.

Disable SPI Interface – This box is grayed out; the SPI interface is not supported for RGT4.

Note: If JTAG interface is disabled, the following settings will all be disabled for selection.

Disable Fabric Erase/Write/Verify - Check this box to disable Fabric Erase/Write/Verify when TRSTB is low during device power up. You can enable Fabric Erase/Write/Verify by driving TRSTB high during device power up. By default, this selection is not checked.

Disable Probe Read/Write – Check this box to disable Probe Read/Write when TRSTB is low during device power up. You can enable Probe Read/Write by driving TRSTB high during device power up. By default, this selection is not checked.

Note: For this option to be available, you must reserve pins for Probe in the project settings of the Libero project(Project > Project Settings > Device Settings).

Disable Digest Check – Check this box to disable all Fabric reads, such as verify digest, read digest, or reading design or programming information in DEVICE_INFO when TRSTB is low during device power up. You can enable Digest Check by driving TRSTB high during device power up.

Reset to default - Click to reset the Settings to the default values.

Selected device options: This section provides a summary of the settings configured and informs the user about the expected behavior of the device with these options.

Security Features Frequently Asked Questions

The following Frequently Asked Questions address the most common queries related to managing and programming SmartFusion2 and IGLOO2 Security Features.

I have configured the "Configure Security Policy Manager" on page 219 and enabled security in my design but I do not want to program my design with the Security Policy Manager features enabled. What do I do?

Go to Configure Bitstream and uncheck Security.

What is programmed when I click Program Device?

All features configured in your design and enabled in the <u>Configure Bitstream</u> tool. Any features you have configured (such as eNVM or Security) are enabled for programming by default.

When I click Program Device is the programming file encrypted?

All programming files are encrypted. To generate programming files encrypted with UEK1 or UEK2 you must generate them from <u>Export Bitstream</u> for field updates.

Note: Once security is programmed, you must erase the security before attempting to reprogram the security.

How do I generate encrypted programming files with User Encryption Key 1/2/3?

- Configure the "Configure Security Policy Manager" on page 219 and specify User Key Set 1, User Key Set 2, and User PUF Encryption Key. Ensure the Security programming feature is enabled in <u>Configure</u> <u>Bitstream</u>; it is enabled by default once you configure the Security Policy Manager.
- <u>Export Bitstream</u> from Handoff Design for Production <filename>_uek1.(stp/svf/spi/dat), <filename>_uek2.(stp/svf/spi/dat), and <filename>_uek3.(stp/svf/spi/dat) files are encrypted with UEK1,



UEK2, and UEK3, respectively. See Security Programming File Descriptions below for more information on programming files.

Note: UEK3 is only available for M2S060S, M2GL060S, M2S090S, M2GL090S, M2S150S, and M2GL150S devices. See the <u>SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide</u> for more details.

What are Security Programming Files?

See the Security Programming Files topic for more information.

Security Programming Files

Export Bitstream (expand Handoff Design for Production in the Design Flow window) creates the following files:

<filename>_master.(stp/svf/spi/dat) - Created when Enable custom security options is specified in the "Configure Security Policy Manager" on page 219. This is the master programming file; it includes all programming features enabled, User Key Set 1, User Key Set 2 (optionally if specified), and your security policy settings.

<filename>_security_only_master.(stp /svf/spi/dat) – Created when Enable custom security options is specified in the "Configure Security Policy Manager" on page 219. Master security programming file; includes User Key Set 1, User Key Set 2 (optionally if specified), and your security policy settings.

<filename>_uek1.(stp/svf/spi/dat) – Programming file encrypted with User Encryption Key 1 used for field updates; includes all your features for programming except security.

<filename>_uek2.(stp/svf/spi/dat) – Programming file encrypted with User Encryption Key 2 used for field
updates; includes all your features for programming except security.

<filename>_uek3.(stp/svf/spi/dat) – Programming file encrypted with User Encryption Key 3 used for field
updates; includes all your features for programming except security.

Note: UEK3 is only available for M2S060S, M2GL060S, M2S090S, M2GL090S, M2S150S, and M2GL150S devices. See the <u>SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide</u> for more details.

Configure Security

Configure Security Policy Manager

In the Design Flow window, double-click **Configure Security** to open the Security Policy Manager dialog box and customize the security settings in your design.

Use this dialog box to set your User Keys, Security Policies, and Microsemi factory test mode access level.

Note: Microsemi enabled default bitstream encryption key modes are disabled after user security is programmed.

ecurity key mode	Security policie	25	
 Bitstream encryption with default key 		Update Policy	🗌 Use
Enable custom security options		Debug Policy	🗌 🗌 Use
		Key Mode Policy	Use
ser keys and Security policies protection	Microsemi facto	ory test mode access level	
Write-protect using FlashLock/UPK1	O Allow factor	ry test mode access	
Permanently write-protect	Protect fact	tory test mode access using FlashL	ock/UPK1
Conditionally interprotect	O Permanent	ly protect factory test mode access	,
User Key Set 1			
FlashLock/UPK1 (64 HEX chars):			
UEK1 (User Encryption Key 1) (64 HEX chars): 🔥 0x			
User Key Set 2			
UPK2 (User Pass Key 2) (64 HEX chars): 0x			
UEK2 (User Encryption Key 2) (64 HEX chars): 0x			
elected Security options:			
and the second design of the second se			
ser keys and Security Policies protection			
ser keys and Security Policies protection Protect UEK1, UEK2, DPK and Security Policies using Disable factory enabled default bitstream encryption icrosemi factory test mode access level			



Security key mode		Security policies		
Bitstream encryption with default key		Update Policy	🖾 Use	
Enable custom security options		Debug Policy	Use	
		Key Mode Policy	Use	
User keys and Security policies protection		Microsemi factory test mode access level		
Write-protect using FlashLock/UPK1		Allow factory test mode access		
Permanently write-protect		Protect factory test mode access using FlashLock/LIPK1 Permanently protect factory test mode access		
User Key Set 1				
FlashLock/UPK1 (64 HEX chars):	0x 3CBAAD857FAD068DBA2A	0F5782145D071C30856837373D5E03887D7D9B7D50EF	a ₀	
UEK1 (User Encryption Key 1) (64 HEX chars):	0x C865F093846146D6E1C65478D04CF43802DEE5098D86D6844886886EDE89C8AA			
Viser Key Set 2				
UPK2 (User Pass Key 2) (64 HEX chars):	0x 9509BDFF03CE1E313E34	056A679A85F571727A6318E76049DC2D5126C3DD944A	file	
UEK2 (User Encryption Key 2) (64 HEX chars):	0x DC88571C64BA446E63EBEDE3A52EE05F175D9A7E127FAD7710F7FC6B0B3C7CDA		an Shi	
User PUF Encryption Key				
UEK3 (User Encryption Key 3) (64 HEX chars):	0x 1F8D9A30214030D92D77	BDD36D032169F519C87747DA181B9469A5820654DAB9		
elected Security options: ter keys and Security Policies protection Protect UBCL, UBC2, DPK and Secur Protect modification to UBC2 via bit Disable factory retained default this Strosem factory test mode Protect Microsem factory test mode	itream using FlashLock/UPK1. This doe tream encryption key modes.	is not prevent SRAM PUP System Service requests from affecting UBCI.		
teo -	anuna de Bristia da Bristia. Bristia		OK Cance	

Figure 69 · Security Policy Manager Dialog Box (for devices supporting UEK3)

^S Microsel

ni

Power Matters."



Security Key Mode

Bitstream encryption with default key - Encrypt bitstream files with Microsemi default key (pre-placed key in silicon). When this option is selected, user keys, security and Microsemi factory test mode access level configurations are disabled.

Enable custom security options - Enables you to set User Keys, Security Policies and Microsemi factory test mode access level (see below for a description).

User keys and Security policies protection

Write-protect using FlashLock/UPK1 - Protect UEK1 (User Encryption Key 1), UEK2 (User Encryption Key 2), DPK (Debug Pass Key) and Security Policies using FlashLock/ UPK1. Protect modification to UEK3 via bitstream using FlashLock/UPK1. Note that even after programming Security settings, SRAM-PUF System services can still modify UEK3.

Note: UEK2 (User Encryption Key2) is protected by UPK2 (User Pass Key 2).

Note: UEK3 is only available for M2S060, M2GL060, M2S090, M2GL090, M2S150 and M2GL150 devices. See the <u>SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide</u> for more details.

Permanently write-protect - Permanently protect UEK1 (User Encryption Key 1), UPK2 (User Pass Key 2), UEK2 (User Encryption Key 2), DPK (Debug Pass Key), Security Policies, and Microsemi factory test mode access level. Permanently protect modification to UEK3 via bitstream. Note that even after programming Security settings, SRAM-PUF System services can still modify UEK3 This setting, once programmed will not be modified in the device. Microsemi enabled default bitstream encryption key modes are permanently disabled as well.

Note: When this option is selected, you cannot specify the FlashLock/UPK 1 and UPK2 (User Pass Key 2) value, since the value cannot be used to unlock the corresponding protected features.

Note: UEK3 is only available for M2S060, M2GL060, M2S090, M2GL090, M2S150 and M2GL150 devices. See the <u>SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide</u> for more details.

Microsemi Factory Test Mode Access Level

Protect factory test mode access using FlashLock/UPK1 - Protects access to Microsemi factory test mode using Flashlock/ UPK1.

Permanently protect factory test mode access - Permanently locks access to Microsemi factory test mode.

Note: When this option is selected, User Key Set 2 is permanently write-protected. Once programmed, User Key Set 2 cannot be changed in the device. You can specify UEK2 (User Encryption Key 2). However, you cannot specify UPK2 (User Pass Key 2), since the value cannot be used to unlock User Key Set 2.

Allow factory test mode access - Allows access to Microsemi factory test mode.

Security Policies

Update Policy - Sets your Fabric, eNVM and Back Level protections. See the <u>Update Policy topic</u> for more information.

Note: If Update Policy is enabled and Fabric/eNVM update are protected by UPK1:

Fabric update is disabled for Auto Programming, IAP/ISP services, Programming Recovery and Auto update. FlashLock/UPK1 unloading is only available for JTAG and SPI slave programming.

eNVM update is disabled for Auto Programming, IAP/ISP Services, Programming Recovery and Auto Update. FlashLock/UPK1 unlocking is only available for JTAG and SPI Slave programming.

See the following example.



Security key mode		Security po	licies	
Bitstream encryption with default key			Update Policy	🕑 Use
Enable custom security options			Debug Policy	🖾 Use
			Key Mode Policy	🖾 Use
Jser keys and Security policies protection		Microsemi 1	factory test mode access level	
Write-protect using FlashLock/UPK1		Alow f	actory test mode access	
		Protect	t factory test mode access using FlashLock/UPK1	
Permanently write-protect		Perma	nently protect factory test mode access	
Jser Key Set 1				
FlashLock/UPK1 (64 HEX chars):	0x 1D0A390DB7108D5BE508EFB8A465F0FC5F3FF6227A310484E0802C1A9EC57841		Ê ₀	
UEK1 (User Encryption Key 1) (64 HEX chars):	0x 30C516F05DC5D2E9F903E013885015FB1C239B4C92CE82FA5DFA69E70EFB42F0			
User Key Set 2				
JPK2 (User Pass Key 2) (64 HEX chars):	0x			€e
UEK2 (User Encryption Key 2) (64 HEX chars):	0x			
plate Policy sate access to the following programming featu- - Rahric (use FlashLock/URCL to u - eVM (use FlashLock/URCL to u - Auto Programming - IAP/IDS Services abric update is disabled for Auto Programming, IJ	nlock Erase/Write/Verify) nlock Write/Verify/Read)	ecovery and Auto Update. FlashLo	ck/UPK1 unlocking is only available for JTAG and SPI	Slave programming.
			ck/UPK1 unlocking is only available for JTAG and SPI :	

Debug Policy - Enables and sets your Debug Pass Key and debug options. See the <u>Debug Policy topic</u> for more information.

Key Mode Policy - Configures the key mode to enable or disable. See the Key Mode Policy topic for more information.

Configuring User Keys

User Key Set 1 is required. User Key Set 1 includes FlashLock/UPK1 (User Pass Key 1) and UEK1 (User Encryption Key 1).

User Key Set 2 is optional. User Key Set 2 includes UPK2 (User Pass Key 2) and UEK2 (User Encryption Key 2). Note that User Pass Key 2 (UPK2) protects only User Encryption Key 2 (UEK2).

User PUF Encryption Key is optional. User PUF Encryption Key includes UEK3 (User Encryption Key 3). **Note:** UEK3 is only available for M2S060, M2GL060, M2S090, M2GL090, M2S150 and M2GL150 devices. See the <u>SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide</u> for more details.

Update Policy

This dialog box enables you to specify components that can be updated in the field, and their field-update protection parameters.

Choose your protection options from the drop-down menus; click the appropriate checkbox to set your programming protection preferences.

Fabric update protection

• Use FlashLock/UPK1 to unlock Erase/Write/Verify operations- Select this option to require UPK1 to erase, write, or verify the Fabric.

Note: Fabric update is disabled for Auto Programming, IAP/ISP services, Programming Recovery and Auto update. FlashLock/UPK1 unlocking is only available for JTAG and SPI slave.

• Updates allowed using UEK1 or UEK2 or UEK3; FlashLock/UPK1 is not required for updates -Encrypted update is allowed with either UEK1 or UEK2 (if enabled).

Note: UEK3 is only available for M2S060, M2GL060, M2S090, M2GL090, M2S150 and M2GL150 devices. See the <u>SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide</u> for more details.



eNVM update protection

 Use FlashLock/UPK1 to unlock Write/Verify/Read operations- Select this option to require UPK1 to write, verify or read to the eNVM.

Note: eNVM update is disabled for Auto Programming, IAP/ISP Services, Programming Recovery and Auto Update. FlashLock/UPK1 unlocking is only available for JTAG and SPI Slave programming.

• Updates allowed using UEK1 or UEK2 or UEK3; Flashlock/UPK1 is not required for updates -Encrypted update is allowed with either UEK1 or UEK2 (if enabled) or UEK3 (if enabled).

Note: UEK3 is only available for M2S060, M2GL060, M2S090, M2GL090, M2S150 and M2GL150 devices.

Back Level protection - When enabled, a design being loaded must be of a version higher than the Back Level version value in the programmed device.

- **Back Level Protection** Limits the design versions that the device can update. Only programming bitstreams with Designer Version greater than the Back Level version are allowed for programming.
- **Design version** Displays the current Design version (set in the <u>Configure Programming Options</u>). Back level uses the Design version value to determine which bitstreams are allowed for programming.
- Back Level Bypass If selected, design is programmed irrespective of Back Level version.

Note: Back Level Bypass should be set if you allow programming recover with recovery image lower than the Back Level version selected. Alternatively, you should update the design version of the recovery image so that it is always greater than the Back Level version. (Refer to the Configure Programming Recovery section for details.)

Disable access to the following programming interfaces:

These settings protect the following programming interfaces:

- Auto Programming
- IAP/ISP services
- JTAG (use FlashLock to/UPK1 to unlock)
- SPI Slave (use FlashLock/UPK1 to unlock)

For more technical information on the Protect Programming Interface with Pass Key option see the <u>SmartFusion2</u> <u>Programming User's Guide</u>.

Note that when the Permanently write-protect option is selected for User keys and Security policies protection in SPM, the dialog box informs you of features that are no longer reprogrammable. In this case, if Use FlashLock/UPK1 to unlock option is selected for Fabric/eNVM update protection then Fabric/eNVM will be One Time Programmable.

	Update Policy	;
Fabric update protec	ion: 🔥	
Use FlashLock/U	IPK1 to unlock Erase/Write/Verify operations	\$
eNVM update protect	ion: 🔥	
Use FlashLock/U	IPK1 to unlock Write/Verify/Read operations	\$
Back Level prote	tion	
Design version (r	umber between 0 and 65535):	
Back Level version	n (number between 0 and 65535):	
Back Level By	pass	
Disable access to the	following programming interfaces:	
🚹 🗹 Auto Progran	ming	
IAP/ISP Servi	es	
JTAG (use Fla	shLock/UPK1 to unlock)	
SPI Slave (us	e FlashLock/UPK1 to unlock)	
- Fabric - eNVM Disable access to the - Auto	g update of the following features: (use FlashLock/UPK1 to unlock Erase/Write/Verify) (use FlashLock/UPK1 to unlock Write/Verify/Read) e following programming interfaces: Programming P Services bled for Auto Programming, IAP/ISP Services, Programming Recovery	

Figure 70 · Update Policy Dialog Box

Debug Security Policy

Debug access to the embedded systems can be controlled via the customer Debug Policy.

Protect Embedded Debug with DPK (Debug Pass Key)

Restrict UJTAG access - Restricts access to UJTAG; DPK is required for access.

Restrict Cortex M3 debug (SmartFusion2 Only) - Restricts Cortex M3 debug/SoftConsole use; DPK is required for debug.

SmartDebug access control

Access control available during debug mode.

Full Access (No restrictions to SmartDebug architecture; DPK is not required)- Enables full debug access to eNVM, uSRAM, LSRAM, eSRAM0/1, DDRAM and Fabric probing.

No debug (Restrict read/write access to SmartDebug architecture; DPK is required for read/write access) -Blocks all debug access to eNVM, uSRAM, LSRAM, eSRAM0/1, DDRAM and Fabric probing.

DPK (Debug Pass Key) (length is 64 HEX characters)

Specify a Debug Pass Key to unlock features protected by DPK.

Restrict external Fabric/eNVM design digest check request via JTAG and SPI. Use FlashLock/UPK1 to allow digest check. - Protects design digest check request with FlashLock/UPK1.



Disable debug access through JTAG (1149.1). Use FlashLock/UPK1 to allow access. - Disables JTAG (1149.1) test instructions. The following JTAG test instructions will be disabled: HIGHZ, EXTEST, INTEST, CLAMP, SAMPLE, and PRELOAD. I/Os will be tri-stated when in JTAG programming mode and BSR control during programming is disabled. BYPASS, IDCODE, and USERCODE instructions will remain functional.

Debug Security Policy		
Protect Embedded Debug with DPK (Debug Pass Key)		
Disable UJTAG access		
Disable Cortex M3/SoftConsole debug		
SmartDebug access control:		
Full access (no restrictions to SmartDebug architecture; DPK is not required)		
DPK (Debug Pass Key) (64 HEX chars)		
0x		ß
Restrict external Fabric/eNVM design digest check request via JTAG and SPI. Use FlashLock/UPK1 to allow the digest check	.	
Disable debug access through JTAG (1149.1). Use FlashLock/UPK1 to allow access.		
Help	ОК	Cancel

Figure 71 · Debug Security Policy Dialog Box

Key Mode Policy

Protect user encryption key modes with FlashLock/UPK1. If a key mode is disabled, then FlashLock/UPK1 is required to program with that key mode.

The following key modes can be disabled:

- UEK1 (User Encryption Key 1)
- UEK2 (User Encryption Key 2)
- UEK3 (User Encryption Key 3)

Note: UEK3 is only available for M2S060, M2GL060, M2S090, M2GL090, M2S150 and M2GL150 devices. See the <u>SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide</u> for more details.

If all key modes are disabled then device update is impossible. A warning message is displayed in this case. **Note:** If a key mode is disabled, the corresponding bitstream file will be disabled.

Programming Key N	Iode Policy					
Disable Key Mode:						
🔲 UEK1 (Use	UEK1 (User Encryption Key 1)					
UEK2 (User Encryption Key 2)						
Help	OK Cancel					

Figure 72 · Programming Key Mode Policy Dialog Box



UEK1 (User Encryptic	
	on Key 1)
UEK2 (User Encryptic	on Key 2)
UEK3 (User Encryptic	on Key 3)

Figure 73 · Programming Key Mode Policy Dialog Box (for devices supporting UEK3)

Update eNVM Memory Content (SmartFusion2 and IGLOO2)

Right-click **Update eNVM Memory Content** and choose **Configure Options** or double-click **Update eNVM Memory Content** to open the dialog box and modify your eNVM client configurations.

	_								
		Client Type	Client Name	DepthxWidth	Start Address(Hex)	Page Start	Page End	Initialization Order	Lock Start Address
	1	Data Storage	mem	256 x 8	0	0	1	N/A	
Add to System	2	Serialization	ser_client	1 page	800	16	16	N/A	N/A
age statistics railable pages:2032 sed pages: 3 ee pages: 2029									
ailable pages:2032 ed pages: 3		•			111				
ailable pages:2032 sed pages: 3 see pages: 2029		an disable progra			the client and selectin this client can be re-en				

Figure 74 · eVNM Update Dialog Box

The eNVM Update dialog box enables you to update your eNVM content without having to rerun Compile and Place and Route. It is useful if you have reserved space in the eNVM configurator within the MSS for firmware development, for example. Use the eNVM Update dialog box when you have completed your firmware development and wish to incorporate your updated firmware image file into the project.

Note: To disable a client for programming, you must modify the client and select "No Content (Client is a placeholder and will not be programmed)". The content from the memory file, serialization data file, or auto-incremented serialization content will be preserved if you later decide to enable this client for programming. Clients disabled for programming will not be included in the generated bitstream and will not be programmed.

Note: To delete, create, or rename a eNVM client, you must return to the MSS/System Builder eNVM Configurator. See <u>MSS Configuration - eNVM (User Guide)</u>



Modify Data Storage Client

Double-click the Storage Client to open the Modify Data Storage Client dialog box.

Note: You cannot add, delete or rename a data storage client at this point using the Modify Data Storage Client dialog box. To make such changes, return to the MSS or System BUilder eNVM configuration step.

Modify Data Storage	Client		? 🗙
Client name: my_data			
eNVM			
Content:			
Memory file:			
Format:	ntel-Hex 👻		
Use abs	olute addressing		
Content filled wi	th 0s		
🔘 No Content (Cli	ent is a placeholder and will	not be programmed)	
Start address: 0x	0		
Size of word: 8	Bits		
Number of Words: 51	2	(Decimal)	
🔲 Use as ROM 🚯			
Use Content for Simula	ition		
Help		Ok	Cancel

Figure 75 · Modify Data Storage Client Dialog Box

You have three options to specify the eNVM content:

- Import a Memory File
- Fill eNVM content with Zero's
- Assign No Content (eNVM as a Placeholder). The client will not be included in the programming bitstream and will not be programmed

If you have completed Place and Route and you import a memory file for the eNVM content, you do not have to rerun Compile or Place and Route. You can program or export your programming file directly. Programming will generate a new programming file that includes your updated eNVM content.

You can also specify the start address where the data for that client starts, the word size and the number of words to reserve for the data storage client.

Modify Serialization Client

Double-click the Serialization Client to open the Modify Serialization Client dialog box.

Note: You cannot add, delete or rename a Serialization Client in the Modify Serialization Client dialog box. Go to the eNVM configurator inside the MSS/HPMS Configurator or the System Builder Memory page (eNVM tab) to make these changes.



Modify Serialization Client	t			? ×
Client name: my_serial				
Content:				
Format:	exadecimal 👻			
Content auto increment	nted:			
Start Value: 0	x 0 Step	Value: 0x 20	Maximum Value: 0x	20
No content (Client is	a placeholder and will not	be programmed)		
Start address:	200	(Hexadecimal)		
Number of pages:	16	(128 bytes per page)		
Maximum devices to program	: 20	(Decimal)		
🗹 Use as ROM 🚯				
Help			Ok	Cancel

Figure 76 · Modify Serialization Client Dialog Box

You have three options to specify the eNVM content:

- Import a Memory File
- Fill eNVM content with Zero's
- Assign No Content (eNVM as a Placeholder). The client will not be included in the programming bitstream and will not be programmed

If you have completed Place and Route and you import a memory file for the eNVM content, you do not have to rerun Compile or Place and Route. You can program or export your programming file directly. Programming will generate a new programming file that includes your updated eNVM content.

You can also specify the start address where the data for the Serialization Client starts, the number of pages and the maximum number of devices you want to program serialization data into.

Setting a maximum number of devices to program for Serialization clients will generate a programming bitstream file that has serialization content for the number of devices specified. The maximum number of devices to program must match for all serialization clients. If the user would like to program a subset of the devices during production programming, this can be done within the FlashPro Express tool, which allows you to select a range of indices desired for programming for that serialization programming job session. Refer to the FlashPro Express User's Guide for more information.

Update uPROM Memory Content - RTG4 Only

Use the Update uPROM Memory Content tool if you have reserved space in the uPROM Configurator and, after Place and Route, you want to make changes to the uPROM clients. After you have updated the uPROM Memory Content, there is no need to rerun Place and Route.

To update the uPROM Memory Content from the Design Flow Window:

1. Right-click Update uPROM Memory Content in the Design Flow window and choose **Configure Options**.






Figure 77 · Update uPROM Memory Content

2. When the uPROM Update Tool appears, right-click the Memory Client you want to update and choose Edit.

			ents in uPROM	
Usage statistics	Client Name	Start Address	36-bit words	
Available memory(36-bit words): 10400 Used memory(36-bit words): 700	1 my_client1	0x0	200	
Free memory(36-bit words): 9700	2 my_client2	Edit Délete	500	

Figure 78 · uPROM Update Tool

The Edit Data Storage Client dialog box appears.



Edit Data Storage Client	? ×
Client name: my_client1 uPROM © Content from file:	
Format: Microsemi Binary Content filled with 0s Start address: 0x 0 Image: Content filled with 0s Decimal Number of 36-bit words: 200 Decimal	
Use content for simulation	
Help	OK Cancel

Figure 79 · Edit Data Storage Client Dialog Box

You can make the following changes to the uPROM client:

- Rename a Client
- Change the memory content, memory size and start address of the client
- Reverse your decision on whether or not to use Content for Simulation

Note: You cannot use the Update uPROM tool to add or delete a client. To add or delete a client, you must use the uPROM Configurator to reconfigure your Clients and regenerate your uPROM component and your design.

Serialization Client Editor

Serialization enables you to have a client in the eNVM whose value is different for each device that is programmed. You can program n number of devices with values that are configured as either Auto Incremented (AUTO_INC) or Read from File (READ_FROM_FILE).

The Serialization Client Editor is available from within the Update eNVM Memory Core dialog box. Double-click **eNVM** in your MSS (SmartFusion2) or System Builder (IGLOO2) to view the eNVM Memory Core dialog box.

The Serialization Client Editor enables you to specify your serialization type. You must use eNVM Configuration to reserve a client for serialization - see the <u>eNVM Configuration help</u> and the <u>tutorial topic</u> for more information.

Content Type

Content from file

The number of lines in the file is the number of devices desired for serialization programming. The first line is the first serial index to be used for programming, the second line is the second serial index to be used for programming and the last line is the last serial index to be used for programming. Blank lines and comments (lines that begin with a # character) will be ignored.

Two file formats:

• DEC: An unsigned 64-bit decimal value.



• HEX: Hexadecimal value to be programmed into the device. If one page is specified for the serialization client, then a maximum of 256HEX characters can be placed on each line. The data orientation is MSB -> LSB, where the least significant byte is all the way to the right. If the data does not complete a page, then the page will be padded with 0's. If serialization client is larger than one page then the data format is as follows:

<Page N><PageN-1>.....<Page1><Page0>

Where each Page X is a maximum of 256HEX characters

Content auto incremented

- Start Value (Hex) The first 64-bit unsigned value to program to the device.
- Step Value (Hex) The step value to use for each subsequent device to be programmed.
- Maximum Value (Hex) The maximum value to be programmed on the last device.

Serialization Client Editor	? 🛛
Client Name: ser_client Content Type Content from file Decimal Content auto incremented Start Value 0x Step Value 0x	Maximum Value 0x
Help	OK Cancel

Figure 80 · Serialization Client Editor Dialog Box



Program Design

Configure Bitstream

Right-click **Generate Bitstream** in the Design Flow window and choose **Configure Options** to open the Configure Bitstream dialog box.

The Configure Bitstream dialog box enables you to select which components you wish to program. Only features that have been added to your design are available for programming. For example, you cannot select eNVM for programming if you do not have eNVM in your design.

Configure Bitstream	×
Program	
O Updated components only	
Selected components	
Custom security	
Fabric	
eNVM	
Help	OK Cancel

Figure 81 · Configure Bitstream Dialog Box - SmartFusion2 and IGLOO2

Selected components - Updates the components you select, regardless of whether or not they have changed since your last programming.

Note: The Custom security and eNVM components are not available for RTG4 devices.

Generate Bitstream

Generates the bitstream for use with the Run PROGRAM Action tool.

The tool incorporates the Fabric design, eNVM configuration (if configured) and custom security settings (if configured) to generate the bitstream file. You need to <u>configure the bitstream</u> before you generate the bitstream. Otherwise, default settings with all available features included will be used. Right-click **Generate Bitstream** and



Modifications to the Fabric design, eNVM configuration, or security settings will invalidate this tool and require regeneration of the bitstream file.

The Fabric programming data will only be regenerated if you make changes to the Fabric design, such as in the Create Design, Create Constraints and Implement Design sections of the Design Flow window.

This operation is completed automatically as the last step if you use the Build button.

When the process is complete a green check appears next to the operation in the Design Flow window (as shown in the figure below) and information messages appear in the Log window.



Figure 82 · Generate Bitstream (Complete)

See Also Configure Bitstream Dialog Box

Run Programming Device Actions - SmartFusion2, IGLOO2, RTG4

If you have a device programmer connected, you can double-click **Run PROGRAM Action** to execute your programming in batch mode with default settings.

If your programmer is not connected, or if your default settings are invalid, the Reports view lists the error(s).

Right-click **Run PROGRAM Action** and choose **Configure Action/Procedures** to open the <u>Select Action and</u> <u>Procedures dialog box</u>.

Note: For RTG4, if you have selected the One-time programmable (OTP) option in Configure Programming Options and the PROGRAM action is selected, you will see the following message:

Warning	
You will be able to run programming actions VERIFY and	e. After programming the device you will NOT be able to erase or program the device. I VERIFY_DIGEST as well as use SmartDebug to debug with probes and read the digest of the Fabric. mber of Verify Cycles per Program/Erase cycle after making the device one-time programmable. the Configure Programming Options tool. Yes No



Program Device - SmartFusion, IGLOO, ProASIC3, and Fusion

Double-click **Program Device** in the Design Flow window to create a programming file (if necessary) and program your device with default settings. A programming file will be generated prior to programming, if it has not already been generated.

To change the programming action, configure the JTAG chain, modify the programmer settings, or make any other programming changes, you will need to configure these changes with the FlashPro tool.



- Right-click **Program Device** and choose **Open Interactively** to open FlashPro to change the programming action, configure the JTAG chain, modify the programmer settings, or make any other programming changes.
- 2. Make your changes.
- 3. Save your changes and continue programming with Libero, or you can program directly from FlashPro.

For the SmartFusion device, Libero only exports the FDB file. Inside the FlashPro tool, you can add the eNVM or FlashROM if it has not been added or modify the eNVM or FlashROM if it has been added. For Security, you must add it in FlashPro. To open FlashPro interactively, right-click **Program Device** or **Export Programming File** and choose **Open Interactively**.

SmartFusion2 and IGLOO2 Programming in Libero SoC

SmartFusion2 and IGLOO2 Programming - Default Settings

To view your default settings, from the **Project** menu choose **Project Settings**.

To program your SmartFusion2 or IGLOO2 device with default settings:

- 1. Create a Libero Soc project using any SmartDesign component. For example, you can create a project using a SmartDesign component, such as a simple fabric module and a MSS block with Flash Memory module.
- Click the <u>Build button</u> to complete Synthesis, Place and Route and program the device with default settings. The default settings do not contain any security settings; use the <u>Security Policy Manager (SPM)</u> to manage your settings prior to programming your device.

SmartFusion2 and IGLOO2 Programming - Custom Settings

Custom Programming Settings enable you to build the JTAG chain, define programmer settings, set I/O states during programming and run scan chain.

1. To create a JTAG chain, in the Design Flow window expand **Edit Design Hardware Configuration**, rightclick **Programming Connectivity and Interface** and choose **Open Interactively**. It opens a schematic view of the devices connected in a JTAG chain; all the devices are targeted by default.

The Programming and Connectivity Interface detects and constructs the JTAG chain automatically. Use the interface to add devices manually.

When you add Microsemi devices you can either load the STP or PDB file or add the device from a dropdown list. You must provide the IR length and Max TCK frequency OR load the BSDL file for non-Microsemi devices.

- Right-click Programmer Settings and choose Open Interactively to view your programmer settings. If necessary, click Edit Programmer Settings to specify custom settings for your programmer.
- Right-click Device I/O States During Programming and choose Open Interactively to open the <u>Specify</u> <u>I/O States During Programming dialog box</u> and set your device I/O states. Click OK to save your settings and continue.
- 4. Expand Configure Security, right-click <u>Security Policy Manager</u> and choose **Open Interactively** to specify your Secured Programming Use Model, User Key Entry and Security Policies.

Error Code	Exit Code	Exit Message	Possible Cause	Possible Solution
	0	Passed (no error)	-	-
0x8002	5	Failure to configure device programming at 1.2/1.0 VCC voltage	Unstable voltage level Signal integrity issues on JTAG pins	Monitor related power supplies that cause the issue during programming; check for transients outside of Microsemi specifications. See your device datasheet for more information on transient specifications.

Exit Codes (SmartFusion2 and IGLOO2)



Error Code	Exit Code	Exit Message	Possible Cause	Possible Solution
				Monitor JTAG supply pins during programming; measure JTAG signals for noise or reflection.
0x8032	5	Device is busy	Unstable VDDIx voltage level	Monitor related power supplies that cause the issue during programming; check for transients outside of Microsemi specifications. See your device datasheet for more information on transient specifications.
0x8003	5	Failed to enter programming mode	Unstable voltage level Signal integrity issues on JTAG pins DEVRST_N is tied to LOW	Monitor related power supplies that cause the issue during programming; check for transients outside of Microsemi specifications. See your device datasheet for more information on transient specifications. Monitor JTAG supply pins during programming; measure JTAG signals for noise or reflection. Tie DEVRST_N to HIGH prior to programming the device.
0x8004	6	Failed to verify IDCODE	Incorrect programming file Incorrect device in chain Signal integrity issues on JTAG pins	Choose the correct programming file and select the correct device in the chain. Measure JTAG pins and noise for reflection. If TRST is left floating then add pull-up to pin. Reduce the length of Ground connection.
0x8005 0x8006 8x804A	10	Failed to program eNVM	Unstable voltage level. Signal integrity issues on JTAG pins.	Monitor related power supplies that cause the issue during programming; check for transients outside of Microsemi specifications. See your device datasheet for more information on transient specifications. Monitor JTAG supply pins during programming; measure JTAG signals for noise or reflection.
0x8027 0x8028	10	Authentication Error Bitstream and device mismatch	Libero device selection does not match the target device.	Generate a programming file with the correct device selection for the target device.
0x8007 0x804C	11	Failed to verify FPGA Array Failed to verify Fabric Configuration Failed to verify Security	Device is programmed with a different design or the component is blank. Unstable voltage level. Signal integrity issues on JTAG pins.	Verify the device is programmed with the correct data/design. Monitor related power supplies that cause the issue during programming; check for transients outside of Microsemi specifications. See your device datasheet for more information on transient specifications. Monitor JTAG supply pins during programming; measure JTAG signals for noise or reflection.



Error Code	Exit Code	Exit Message	Possible Cause	Possible Solution
0x8008 0x8009 0x8049	11	Failed to verify eNVM	Device is programmed with a different design. Unstable voltage level. Signal integrity issues on JTAG pins.	Verify the device is programmed with the correct data/design. Monitor related power supplies that cause the issue during programming; check for transients outside of Microsemi specifications. See your device datasheet for more information on transient specifications. Monitor JTAG supply pins during programming; measure JTAG signals for noise or reflection.
0x8013	-18	Digest request from SPI/JTAG is protected by User Pass Key 1	Digest request from SPI/JTAG is protected by user pass key 1. Lock bit has been configured in the Debug Policy within SPM (Security Policy Manager)	Provide a programming file with a pass key that matches pass key programmed into the device.
0x8014	-19	Failed to verify digest	>Unstable voltage level Signal integrity issues on JTAG pins	Monitor related power supplies that cause the issue during programming; check for transients outside of Microsemi specifications. See your device datasheet for more information on transient specifications. Monitor JTAG supply pins during programming; measure JTAG signals for noise or reflection.
0x8015	-20	FPGA Fabric digest verification: FAIL	Programming bitstream components do not match components programmed FPGA Fabric is either erased or the data has been corrupted or tampered with	Use the same programming file that was used to program the device.
0x8016	-20	eNVM_0 digest verification: FAIL	Programming bitstream components do not match components programmed eNVM_0 data has been corrupted or tampered with	Use the same programming file that was used to program the device.
0x8017	-20	eNVM_1 digest verification: FAIL	Programming bitstream components do not match components programmed eNVM_1 data has been corrupted or tampered with	Use the same programming file that was used to program the device.
0x8018	-20	User security policies segment digest verification: FAIL	Programming bitstream components do not match components programmed User security policy segment data has been corrupted or tampered with	Use the same programming file that was used to program the device.



Error Code	Exit Code	Exit Message	Possible Cause	Possible Solution
0x8019	-20	User key set 1 segment digest verification: FAIL	Programming bitstream components do not match components programmed	Use the same programming file that was used to program the device.
			User key set 1 segment data has been corrupted or tampered with	
0x801A	-20	User key set 2 segment digest verification: FAIL	Programming bitstream components do not match components programmed	Use the same programming file that was used to program the device.
			User key set 2 segment data has been corrupted or tampered with	
0x801B	-20	Factory row and factory key segment digest verification: FAIL	Programming bitstream components do not match components programmed	Use the same programming file that was used to program the device.
			Factory row and factory key segment data has been corrupted or tampered with	
0x801C	-20	Fabric configuration segment digest verification: FAIL	Programming bitstream components do not match components programmed.	Use the same programming file that was used to program the device.
			Fabric configuration segment data has been corrupted or tampered with	
0x801D 0x801E 0x804B	-21	Device security prevented operation	The device is protected with user pass key 1 and the bitstream file does not contain user pass key 1.	Run DEVICE_INFO to view security features that are protected.
			User pass key 1 in the bitstream file does not match the device.	Provide a bitstream file with a user pass key 1 that matches the user pass key 1 programmed into the device.
0x801F 0x8020 0x8040	-22	Authentication Error Bitstream or data is	eNVM has been locked by a master in your design	Release the lock on the eNVM after your master has completed its access operations. Write 0x00 to "REQACCESS" register in
0,0040		corrupted or noisy	Running VERIFY action on a blank device.	eNVM Control Registers (address 0x600801FC) to release the access.
			Bitstream file has been corrupted	Program the device prior to running VERIFY action
			Bitstream was incorrectly generated	Regenerate bitstream file.
0x8021 0x8022	-23	Authentication Error Invalid/Corrupted	File contains an encrypted key that does not match the device	Provide a programming file with an encryption key that matches that on the device.
		encryption key	Attempting to erase a device with no security using master security file	Run DEVICE_INFO action to verify that the device has no security. If the device does not have secuirty, you cannot erase it.



Error Code	Exit Code	Exit Message	Possible Cause	Possible Solution
			File contains user encryption key, but device has not been programmed with the user encryption key Device has user encryption key 1/2 enforced and you are attempting to reprogram security settings	First program security with master programming file, then program with user encryption 1/2 field update programming files. You must first ERASE security with the master security file, then you can reprogram new security settings.
0x8041	-23	Authentication Error Invalid/Corrupted encryption key	File contains an encrypted key that does not match the device File contains user encryption key, but device has not been programmed with the user encryption key Attempting to erase a device with no security using master security file Device has user encryption key 1/2 enforced and you are attempting to reprogram security settings	Provide a programming file with an encryption key that matches that on the device. Run DEVICE_INFO action to verify that the device has no security. If the device does not have secuirty, you cannot erase it. First program security with master programming file, then program with user encryption 1/2 field update programming files. You must first ERASE security with the master security file, then you can reprogram new security settings.
0x8023 0x8024 0x8042	-24	Authentication Error Back level not satisfied	Design version is not higher than the back-level programmed device	Generate a programming file with a design version higher than the back level version.
0x8001	-24	Failure to read DSN	Device is in System Controller Suspend Mode Check board connections	TRSTB should be driven High or disable "System Controller Suspend Mode".
0x8025 0x8026 0x8043	-25	Authentication Error DSN binding mismatch	DSN specified in programming file does not match the device being programmed	Use the correct programming file with a DSN that matches the DSN of the target device being programmed.
0x8044	-26	Authentication Error Insufficient device capabilities	Device does not support the capabilities specified in programming file	Generate a programming file with the correct capabilities for the target device.
0x8027 0x8028	-26	Authentication Error Bitstream and device mismatch	Libero device selection does not match the target device	Generate a programming file with the correct device selection for the target device.
0x8029 0x802A 0x8045	-27	Authentication Error	Incorrect programming file Incorrect device in chain Signal integrity issues on JTAG pins	Choose the correct programming file and select the correct device in chain. Measure JTAG pins and noise or reflection. If TRST is left floating, then add pull-up to pin. Reduce the length of ground connection.



Error Code	Exit Code	Exit Message	Possible Cause	Possible Solution
0x802B 0x802C	-28	Authentication Error Programming file is out of date, please regenerate	Programming file version is out of date	Generate programming file with latest version of Libero SoC.
0x8046	-28	>Authentication Error Unsupported bitstream protocol version	Old programming file	Generate programming file with latest version of Libero SoC.
0x802F	-30	JTAG interface is protected by UPK1	Invalid or no UPK1 is provided	User needs to provide correct UPK1 to unlock device.
0x8030 0x8031 0x8048	-31	Authentication Error Invalid or inaccessible Device Certificate	M2S090 Rev. A or M2S150 Rev. A: Either certificate is corrupted or the user hasn't provided the application code in the eNVM or provided invalid application code FAB_RESET_N is tied to ground	User can program a valid application code. This can be done with SoftConsole. FAB_RESET_N should be tied to HIGH.
0x8032 0x8033 0x8034 0x8035 0x8036 0x8037 0x8038 0x8039	-32	Instruction timed out	Unstable voltage level Signal integrity issues on JTAG pins	Monitor related power supplies that cause the issue during programming; check for transients outside of Microsemi specifications. See your device datasheet for more information on transient specifications. Monitor JTAG supply pins during programming; measure JTAG signals for noise or reflection.
0x8010	-35	Failed to unlock User Pass Key 1	Pass key in file does not match device. Plaintext pass key match is disabled. This occurs if HSM was used to program the device.	Provide a programming file with a pass key that matches pass key programmed into the device. Match pass key using HSM.
0x8011	-35	Failed to unlock User Pass Key 2	Pass key in file does not match device. Plaintext pass key match is disabled. This occurs if HSM was used to program the device.	Provide a programming file with a pass key that matches pass key programmed into the device. Match pass key using HSM.
0x8012	-35	Failed to unlock debug pass key	Pass key in file does not match device. Plaintext pass key match is disabled. This occurs if HSM was used to program the device.	Provide a programming file with a pass key that matches pass key programmed into the device. Match pass key using HSM.



Error Code	Exit Code	Exit Message	Possible Cause	Possible Solution
0x804D	-36	<hsm error<br="" related="">message based on scenario></hsm>	HSM communication error. HSM call returns error.	Check if HSM the communication path to HSM is up. Make sure project is loaded properly and that HSM tickets have not been cleaned.
0x804E	-37	Device already has Security programmed. Please erase the device using master file before reprogramming Security Settings.	HSM flow does not support reprogramming device directly if Security has already been programmed.	Erase security and try programming the device.

Programming File Actions

Libero SoC enables you to program security settings, FPGA Array, and eNVM features.

You can program these features separately using different programming files or you can combine them into one programming file.

In the Design Flow window, expand **Program Design**, click **Run PROGRAM Action**, and right-click **Configure Actions/Procedures**.

VERIFY_DIGEST			•
PROGRAM			
ERASE VERIFY DIGEST			
VERIFY ENC_DATA_AUTHEN READ_IDCODE DEVICE_INFO	TICATION	2	

Figure 83 · Select Actions and Procedures



The table below lists programming file actions and descriptions.

Table 4 ·	Programming	File Actions
	riogramming	1 110 / 10110113

Action	Description
PROGRAM	Programs all selected family features: FPGA Array, targeted eNVM clients, and security settings.
ERASE	Erases the selected family features: FPGA Array and Security settings.
VERIFY_DIGEST	Calculates the digests for the components (Custom Security, Fabric, or eNVM) included in the bitstream and compares them against the programmed values.
VERIFY	Verifies all selected family features: FPGA Array, targeted eNVM clients, and security settings.
ENC_DATA_AUTHENTICATION	Encrypted bitstream authentication data.
READ_IDCODE	Reads the device ID code from the device.
DEVICE_INFO	Displays the IDCODE, the design name, the checksum, and device security settings and programming environment information programmed into the device.

Options Available in Programming Actions

The table below shows the options available for specific programming actions.

Table 5 ·	Programming	File Actions	- Options
1 4010 0	riogramming	1 110 / 10110110	Optionio

Action	Option and Description
PROGRAM	DO_VERIFY - Enables or disables programming verification



Export Bitstream - SmartFusion2 and IGLOO2

Bitstream Encryption with Default Key in the Security Policy Manager

See the Export Bitstream topic for more information on exporting your bitstream.

Bitstream file name:
test
Existing bitstream files:
in test.stp
re enabled.
iponents
] eNVM
n¢

Figure 84 · Export Bitstream Dialog Box with Default Key

Bitstream file name - Sets the name of your bitstream file. The prefix varies depending on the name of your toplevel design.

Existing bitstream files - Lists bitstream files you created already.

Bitstream File Formats - Select the Bitstream File format you want to export:

- STAPL file
- DAT file
- SPI file
- SFV file

Selected Security options (modify via <u>Security Policy Manager</u>) – Gives a brief description of current security options.

Bitstream files to be exported - Lists all the bitstream files that will be exported.

File to program at trusted facility – Click to include Fabric and/or eNVM into the bitstream files to be programmed at a trusted facility.

Note: Only features that have been added to your design are available for programming. For example, you cannot select eNVM for programming if you do not have an eNVM in your design.

Export SPI Directory for programming recovery – Allows you to export SPI directory containing Golden and Update SPI image addresses and design versions, used in Auto-update and Programming Recovery flow. Check this option and click Specify SPI Directory to set the required information (see figure below).



SPI Directory			? 🔀
Golden SPI Image			
Design version (DEC): 8	Load from file	Address (HEX):0x 678	
V Update SPI Image			
Design version (DEC): 11	Load from file	Address (HEX):0x ABC	
Help			OK Cancel

Figure 85 · SPI Directory Dialog Box

Enable Custom Security Options in the Security Policy Manager - SmartFusion2 and IGLOO2

Name: a1_M	55	Existing bitstream files:		
Location: D:\fla	shpro_files\m2s005_11_8\designer\a1_MSS\export	<no files<="" programming="" th=""><th>found></th><th></th></no>	found>	
Formats:				
STAPL	Support for ISP			
Chain STAPL	Support for ISP, Single Microsemi device in a JTAG chain			
DAT	Support for Embedded ISP (JTAG and SPI-Slave)			
🕅 SPI	Support for Auto Programming, Auto Update (IAP), Programming Recovery and IAP/ISP Services			
SVF	Support for ISP			
Protect UI	y options (modify via Configure Security tool) SK1, UEK2, DPK and Security Policies using FlashLock/UPK1.			
Selected Securit Protect UI Disable fa	y options (modify via Configure Security tool)			
Selected Securit Protect UI Disable fa	y options (modify via Configure Security tool) SKI, UEK2, DPK and Security Policies using FlashLock/UPK1. tory enabled default bitstream encryption key modes. crosemi factory test mode access using FlashLock/UPK1.			
Selected Securit Protect UI Disable fa Protect M	y options (modify via Configure Security tool) SKI, UEK2, DPK and Security Policies using FlashLock/UPK1. tory enabled default bitstream encryption key modes. crosemi factory test mode access using FlashLock/UPK1.		tstream compone	
Selected Securit Protect UI Disable fa Protect M Bitstream files to	y options (modify via Configure Security tool) SKI, UEK2, DPK and Security Policies using FlashLock/UPK1. tory enabled default bitstream encryption key modes. crosemi factory test mode access using FlashLock/UPK1.	Bir Custom security	tstream compone Pabric	snts ☑ eNVM
Selected Securit Protect UI Disable fa Protect M Bitstream files to Master f	y options (modify via Configure Security tool) SKI, UEK2, DPK and Security Policies using FlashLock/UPK1. tory enabled default bitstream encryption key modes. crosemi factory test mode access using FlashLock/UPK1. be exported			
Selected Securit Protect UI Disable fa Protect M Bitstream files to Master f	y options (modify via Configure Security tool) BKI, UEK2, DPK and Security Policies using FlashLock/UPK1. tory enabled default bistream encryption key modes. crosemi factory test mode access using FlashLock/UPK1. be exported lie to program at trusted facility		Pabric	envm

See the Export Bitstream topic for information on exporting your bitstream.

Figure 86 · Export Bitstream Dialog Box with Enable Custom Security Options in the Security Policy Manager



Name: a1		Existing bitstream files:		
Location: D:\fla	sshpro_files\m2s090_uek3\designer\a1\export	<no files<="" programming="" th=""><th>found></th><th></th></no>	found>	
Formats:				
STAPL	Support for ISP			
Chain STAPL	Support for ISP, Single Microsemi device in a JTAG chain			
DAT	Support for Embedded ISP (JTAG and SPI-Slave)			
SPI	Support for Auto Programming, Auto Update (IAP), Programming Recovery and IAP/ISP Services			
SVF	Support for ISP			
Protect UE	y options (modify via Configure Security tool) 3K1, UEK2, DPK and Security Policies using FlashLock/UFK1.	Di E Custan Sanúa ran usta fin	ve affective I EV	9
Selected Security Protect UE Protect mo Disable fai	y options (modify via Configure Security tool)	IPUF System Service requests fro	m affecting UEK	3.
Selected Security Protect UE Protect mo Disable fai	y options (modify via Configure Security tool) XII, UER2, DPK and Security Policies using FlashLock/UPK1. odification to UER3 via bitstream using FlashLock/UPK1. This does not prevent SRAM Crosemi factory test mode access using FlashLock/UPK1.		-	
Selected Security Protect UE Protect m Disable fai Protect M Bitstream files to	y options (modify via Configure Security tool) R1, UEK2, DPK and Security Policies using FlashLock/UPK1. odfication to UEK3 via bitistream using FlashLock/UPK1. This does not prevent SRAM circly enabled default bitstream encryption key modes. crosemi factory test mode access using FlashLock/UPK1. be exported	Bi	istream compone	nts
Selected Security Protect UE Protect m Disable fa Protect M Bitstream files to Master fi	y options (modify via Configure Security tool) X1, UEK2, DPK and Security Policies using FlashLock/UPK1. dification to UEK3 via bitistream using FlashLock/UPK1. This does not prevent SRAM corosemi factory test mode access using FlashLock/UPK1. the exported lie to program at trusted facility		Istream compone	nts V eWM
Selected Security Protect UE Protect m Disable far Protect M Bitstream files to Master fi File encr	y options (modify via Configure Security tool) EX1, UEK2, DPK and Security Policies using FlashLock/UPK1. Sdfication to UEK3 via bitistream using FlashLock/UPK1. This does not prevent SRAM crosemi factory test mode access using FlashLock/UPK1. - be exported lie to program at trusted facility ypted with UEK1 to program at untrusted facility or for Broadcast field update	Bi	Istream compone	nts v eNVM v eNVM
Selected Security Protect UE Protect ma Disable for Disable for Disable for Bitstream files to Master fi File encr File encr	y options (modify via Configure Security tool) EXI, UEK2, DPK and Security Policies using FlashLock/UPK1. Addication to UEK3 via blistneam using FlashLock/UPK1. This does not prevent SRAM crosemi factory test mode access using FlashLock/UPK1. Use exported lie to program at trusted facility ypted with UEK1 to program at untrusted facility or for Broadcast field update ypted with UEK2 to program at untrusted facility or for Broadcast field update	Bi	stream compone Fabric Fabric Fabric	nts V etvim V etvim V etvim
Selected Security Protect UE Protect ma Disable for Disable for Disable for Disable for Disable for Master fi File encr File encr	y options (modify via Configure Security tool) EX1, UEK2, DPK and Security Policies using FlashLock/UPK1. Sdfication to UEK3 via bitistream using FlashLock/UPK1. This does not prevent SRAM crosemi factory test mode access using FlashLock/UPK1. - be exported lie to program at trusted facility ypted with UEK1 to program at untrusted facility or for Broadcast field update	Bi	Istream compone	nts v eNVM v eNVM

Figure 87 · Export Bitstream Dialog Box with Enable Custom Security Options in the Security Policy Manager (for devices with UEK3)

Bitstream file - Sets the name of your bitstream file. The prefix varies depending on the name of your top-level design.

Existing files: - Lists bitstream files you created already.

Formats:

Select the Bitstream file format you want to export:

- STAPL file
- DAT file
- SPI file

Selected Security options (modify via <u>Configure Security tool</u>) – Gives a brief description of current security options.

Bitstream files to be exported – Lists all the bitstream files that will be exported.

Note: If a component (for example, eNVM) is not present in design then it will be disabled in the bitstream component selection.

Master file to program at trusted facility – Click to include Fabric and/or eNVM into the bitsream files to be programmed at a trusted facility. Note that Security is always programmed in Master file.

File encrypted with UEK1 to program at untrusted facility or for Broadcast field update – Click to include Fabric and/or eNVM into the bitsream files to be programmed. If the selected features are not protected by UPK1, the bitstream can be programmed at untrusted location, since it is encrypted with UEK1 that is preprogrammed into the device.

File encrypted with UEK2 to program at untrusted facility or for Broadcast field update - Click to include Fabric and/or eNVM into the bitsream files to be programmed. If the selected features are not protected by UPK1, the bitstream can be programmed at untrusted location, since it is encrypted with UEK2 that is preprogrammed into the device.

File encrypted with UEK3 to program at untrusted facility or for Broadcast field update - Click to include Fabric and/or eNVM into the bitsream files to be programmed. If the selected features are not protected by UPK1,



the bitstream can be programmed at untrusted location, since it is encrypted with UEK3 that is preprogrammed into the device.

Note: If the eNVM/Fabric is protected with UPK1 and included in the bitstream, UPK1 will be added to the STAPL and DAT file, and cannot be used at untrusted location.

Note: If eNVM/Fabric is One Time Programmable, it precluded from bitstream encrypted with UEK1/2/3.

Note: UEK3 is only available for M2S060S, M2GL060S, M2S090S, M2GL090S, M2S150S, and M2GL150S devices. See the <u>SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide</u> for more details.

Export SPI Directory for programming recovery – Allows you to export SPI directory containing Golden and Update SPI image addresses and design versions, used in Auto-update and Programming Recovery flow. Check this option and click Specify SPI Directory to set the required information (see figure below).

SPI Directory			? 🔀
☑ Golden SPI Image Design version (DEC): 8	Load from file	Address (HEX):0x 678	
Update SPI Image Design version (DEC): 11	Load from file	Address (HEX):0x ABC	
Help			OK Cancel

Figure 88 · SPI Directory Dialog Box

Programming SmartFusion in the Libero SoC

Double-click **Program Device** to create a programming file (if necessary) and program your device with default settings.

Right-click **Program Device** and choose **Open Interactively** to open FlashPro.

SmartFusion only exports the FDB file via Libero SoC. Inside the FlashPro tool, you can add the eNVM or FlashROM if it has not been added or modify the eNVM or FlashROM if it has been added. For Security, you must add it in FlashPro.

To open FlashPro interactively, right-click **Program Device** or **Export Programming File** and choose **Open Interactively**.

1. When FlashPro opens, click **File > Export > Export Single Programming File** to open the Export Programming Files dialog box.



Dutput formats:	Name:							
✓ IEEE 1532 Files (*.bsd; *.isc)	prep1							
DirectC File (*.dat)	Location:							
Programming Data File (*.pdb)								
Serial Vector Files (*.svf)	C:\Actelprj\sf\designer\impl1\prep1_fp							
	Browse							
arget programming solution:	Existing programming files in this location:							
Microsemi IHP (In House Programming)	prep1.dat							
Silicon Sculptor II, BP Auto Programmer, or FlashPro3/4	prep1.pdb							
C Generic STAPL player	prep1.stp							
	prep1_svf							
STAPL file type:								
Single STAPL file for all devices								
One STAPL file per device								
Limit file size								
C Maximum file size								
Maximum number of vectors								
	۲ m)							

Figure 89 · Export Programming Files Dialog Box

- 2. Select the Programming File output format you want to generate:
- IEEE 1532 Files (*.bsd; *.isc)
- DirectC File (*.dat)
- STAPL File (*.stp)
- Serial Vector Files (*.svf)
- 3. Click **Export** to generate the programming files and then click **Close**.

Flashpoint

Generate a Programming File in FlashPoint

FlashPoint enables you to program security settings, FPGA Array, and FlashROM features for SmartFusion, IGLOO, ProASIC3, Fusion family devices. You can program these features separately using different programming files or you can combine them into one programming file. Each feature is listed as a silicon feature in the GUI.

Note: You can generate a programming file with one, two, or all of the silicon features from the Programming File Generator first page.

To generate a programming file:

- 1. Select the Silicon feature(s) you want to program.
- Security settings
- FPGA Array
- FlashROM



Silcon feature(s) to be programmed: Becurity settings PrGA Array FlashROM Original FlashROM configuration file: Programming previously secured device(s) Silcon signature (max length is 8 HEX chars):	Point - Programming File Generator - Step 1 of 1			
Security settings FPGA Array FlashROM Original FlashROM configuration file: Programming previously secured device(s) Specify I/O States During Programming	Silicon feature(s) to be programmed:			
FPGA Array FlashROM Original FlashROM configuration file: Import Programming previously secured device(s) Specify I/O States During Programming				
Original FlashROM configuration file:				
Import Programming previously secured device(s) Specify I/O States During Programming	FlashROM			
Programming previously secured device(s) Specify I/O States During Programming	Original FlashROM configuration file:			
Specify I/O States During Programming			Import	
	Programming previously secured device(s)			
Silicon signature (max length is 8 HEX chars):	Specify I/O States During Programming			
	Silicon signature (max lengun is o nex chars):			
Help Back Save PDB Cancel	Help	Back Save PDB	1	Cancel

Figure 90 · Programming File Generator – Step 1 of 1

- Note: When FlashPoint is invoked for the first time, after netlist files are imported and the design is in post-layout state, the software retrieves the FlashROM and EFM blocks configuration files from the imported netlists and imports the configuration files. Otherwise, you need to import configuration files.
- 2. Click the **Programming previously secured device(s)** check box if you are reprogramming a device that has been secured.

Because the SmartFusion, IGLOO, ProASIC3, Fusion families enable you to program the Security Settings separately from the FPGA Array and/or FlashROM, you must indicate if the Security Settings were previously programmed into the target device. This requirement also applies when you generate programming files for reprogramming.

- 3. Enter the silicon signature (0-8 HEX characters). See <u>Silicon Signature</u> for more information.
- 4. Click Save PDB.

Programming File Types

The table below summarizes the Microsemi SoC programming file types and programmers.

Unless otherwise noted, listing an individual device indicates the device family and all its derivatives. For example, IGLOO indicates IGLOO, IGLOOe, IGLOO nano and IGLOO plus. See the <u>Supported Families</u> topic for more information. See the list of programming file type descriptions below for more details.

Programming File Type	Device Support	Programmer						
PDB (*.pdb)	See device	FlashPro 4/3/3x						
STAPL (*.stp)	specifications	FlashPro 4/3/3x, FlashPro Lite, FlashPro, Silicon Sculptor III/II						
SVF (*.svf)		Third party programmer						
IEEE 1532 (*.isc or *.bsd)		Third party programmer						



The following programming-related files are required if you use the related functional block elements in your enabled devices. See the appropriate sections of the FlashPro help for more information on creating these files.

File Type	Device Support	Function				
FDB (*.fdb)	See device	Contains your FPGA array data				
UFC (*.ufc)	specifications	Contains your FlashROM data				
EFC (*.efc)		Contains your Embedded Flash Memory file				

PDB Files

A proprietary Microsemi programming data file.

STAPL Files

The Standard Test And Programming Language (STAPL) is designed to support the programming of programmable devices and testing of electronic systems, using the IEEE Standard 1149.1: "Standard Test Access Port and Boundary Scan Architecture" (commonly referred to as JTAG) interface. As a STAPL file is executed, signals are produced on the IEEE 1149.1 interface, as described in the STAPL file. STAPL operates on a single IEEE 1149.1 chain. STAPL supports the programming of any IEEE 1149.1-compliant programmable device.

STAPL has support for programming and test systems with user interface features. A single STAPL file may perform several different functions, such as programming, verifying, and erasing a programmable device.

Bitstream Files

Proprietary Microsemi programming data file.

SVF Files

Courtesy Serial Vector Format Specification from ASSET InterTech, 1999:

Serial Vector Format (SVF) is the media for exchanging descriptions of high-level IEEE 1149.1 bus operations. In general, IEEE 1149.1 bus operations consist of scan operations and movements between different stable states on the IEEE 1149.1 state diagram. SVF does not explicitly describe the state of the IEEE 1149.1 bus at every Test Clock.

The SFV file is defined as an ASCII file that consists of a set of SVF statements. The maximum number of characters on a line is 256, although one SVF statement can span more htan one line. Each statement consists of a command and associated parameters. Each SVF statement is terminated by a semicolon. SVF is not case sensitive.

IEEE 1532 Files

Courtesy ieee.org:

The IEEE 1532 files implement programming capabilities within programmable integrated circuit devices, utilizing (and compatible with) the 1149.1 communication protocol. This standard allows the programming of one or more compliant devices concurrently, while mounted on a board or embedded in a system, known as In-System Configuration.

Generate a Programming File for SmartFusion

You can configure and generate a new PDB file from FlashPoint.

If you are using Single Mode, click Create to add a new PDB, or click Modify to make changes to a loaded PDB.

In Chain Mode, if you have not already done so, <u>construct a chain</u> and click **Create PDB** to create a new PDB for programming, or click **Modify PDB** to make changes to a loaded PDB.

FlashPoint enables you to specify your <u>security settings</u> and silicon features when you generate your programming file in SmartFusion. You can specify your <u>FPGA Array</u>, <u>FlashROM</u>, and <u>Embedded Flash Memory</u> by importing FDB, UFC and EFC files, respectively (as shown in the figure below). If you have imported a FlashROM and Embedded Flash Memory file you can click **Modify** to configure these feature before saving your PDB file.



Click Specify I/O States During Programming to set custom I/O states.

Note: You must import an FDB to populate Port Name and Macro Cell columns.

FlashPoint - A2F200M3F.pdb		\mathbf{X}
Silicon feature(s) to be programmed:		
Security settings Specify		
🖳 🔽 FPGA Array		
C:\Actelprj\smartfusion_sample_fpro_files\5D.fdb	Import	
🔄 🔽 FlashROM		
C:\Actelprj\smartfusion_sample_fpro_files\MS5_UFROM_0.ufc	Import	Modify
🔯 🔽 Embedded Flash Memory		
S:\Actel_Project_Testings\SmartFusion\component\work\\MS5_ENVM_0.efc	Import	Modify
Specify I/O States During Programming		
Silicon signature (max length is 8 HEX chars):		
Help	Save PDB	Cancel

Figure 91 · FlashPoint Programming Settings for SmartFusion

Generate a Programming File for CoreMP7/Cortex-M1 Device Support

FlashPoint enables you to program FPGA Array and FlashROM features for CoreMP7/Cortex-M1 devices. You can program these features separately using different programming files or you can combine them into one programming file. Each feature is listed as a silicon feature in the GUI. You can generate a programming file with one, two, or all of the silicon features from the **Programming File Generator** first page. For CoreMP7/Cortex-M1 devices support, you cannot select your own security settings. The generated programming file always has the encrypted FPGA Array content. The programming file generation is the same as the ProASIC3 family devices.

To generate a programming file:

1. Select the Silicon feature(s) you want to program.

FPGA Array

FlashROM

2. Click Next or Finished depending on the silicon features you selected.

If you click **Next**, follow the instructions in the appropriate dialog box. If you click **Finish**, the **Generate Programming Files** dialog box appears. Use this dialog box box to specify the programming file name, location, and output format (<u>STAPL file</u>, <u>SVF file</u>, <u>PDB file</u>, <u>DirectC DAT file</u>, <u>1532 file</u>).

For more information on DAT files, refer to the Data File Generator (DatGen) section of the *DirectC User's Guide*.

CoreMP7/Cortex-M1 Device Security

CoreMP7/Cortex-M1 devices are shipped with the following security enabled:

- FPGA Array enabled for AES encrypted programming and verification.
- FlashROM enabled for plain text read and write.

You cannot select your own security settings. The generated programming file includes the encrypted FPGA Array content.



Programming FlashROM and FPGA Array

For CoreMP7/Cortex-M1 device support, the programming generation for <u>FlashROM</u> and <u>FPGA Array</u> is the same as the programming generation for ProASIC3 and ProASIC family devices.

Generate a Programming File for AFS Device Support - Designer Only

FlashPoint enables you to program Security Settings, FPGA Array, Embedded Flash Memory Blocks, and FlashROM features for AFS device support. You can program these features separately using different programming files or you can combine them into one programming file. Each feature is listed as a silicon feature in the GUI. You can generate a programming file with one, two, or all of the silicon features from the **Programming File Generator** first page.

AFS Programming

In addition to FPGA Array, FlashROM and security setting, the Fusion devices provide Embedded Flash Memory Blocks (FB) for both Analog configuration initialization and regular memory storage. Depending on the targeted AFS device, you may have one, two, or four FBs available to you. FlashPoint enables you to initialize the FB Instance(s), as desribed in the Embedded Flash Memory help.

To generate a programming file:

1. Select the Silicon feature(s) you want to program.

Security Settings
FPGA Array
<u>FlashROM</u>
Embedded Flash Memory Block

FlashPoint - Programming File Generator - Step 1 of 3												
Silicon feature(s) to be programmed:												
€ Security settings												
FPGA Array												
✓ FlashROM												
Original FlashROM configuration file:												
F:\my_FROM.ufc Import												
Embedded Flash Memory Blocks (EFMB):												
Program Block Block Name Location Original Configuration File	-											
1 F:\Flash_Memory_Block.efc Modify												
Programming previously secured device(s) Modify I/O States During Programming Silicon signature (max length is 8 HEX chars):												
Help Back Next Finish	Cancel											

Figure 92 · FlashPoint- Programming File Generator for AFS

Note: Check the check box in the Program column to enable block modification.



- 2. Check the **Programming previously secured devices(s)** box if you want to program previously secured devices.
- 3. Enter the Silicon signature.
- 4. Depending upon the Silicon features you selected, click **Finish** or **Next**.

If you click **Next**, follow the instructions in the appropriate dialog box. If you click **Finish**, the **Generate Programming Files** dialog box appears. Use this dialog box box to specify the programming file name, location, and output format (<u>STAPL file, SVF file, PDB file, DirectC DAT file, 1532 file</u>). For more information on DAT files, refer to the Data File Generator (DatGen) section of the *DirectC User's Guide*.

Programming Security Settings, FlashROM, and FPGA Array

For AFS device support, the programming generation for <u>Security Settings</u>, <u>FlashROM</u> and <u>FPGA Array</u> is the same as the programming generation for ProASIC3 family devices.

Generate a Programming File for Serialization Support in In House Programming (IHP)

FlashPoint allows you to program security settings, FPGA Array, and FlashROM features for SmartFusion, IGLOO, ProASIC3, Fusion family devices. You can program these features separately using different programming files or you can combine them into one programming file. Each feature is listed as a silicon feature in the GUI.

SVF Serialization Support in IHP

In addition to FPGA Array, FlashROM, and security setting, FlashPoint supports generating SVF files with serialization support in IHP.

To generate SVF with serialization support:

- 1. Select the Silicon feature(s) you want to program.
 - Security settings
 - FPGA Array
 - FlashROM
 - Programming Embedded Flash Memory Block
- 2. Import the UFC file which contains serialization data to FlashROM. Click Next.
- 3. Type in the number of devices to program (as shown in the figure below).



FlashROM Set	tings -	Ster	20	of 2																			×
	FlashRO	M re	jions	:													_ [Region_7_10				•	1
Program	words pages	15	14	13	12	11	10 9	9 8	8	7	6	5	4	3	2	1 O	15	Properties:					
page					_													Name Start page	Re	egion_7	7_10		
14	7																	Start word	10				
V	6																	Length	6				
V		1																Content	Sta	atic			
I ∼	5																	State	Fix				
V	4																	Туре	HE				
_		1																Value	12	3123			
V	3																11						
	2																						
	1																						
	0																						
- FlashRC) DM STAPL	file (ype -																				-
	Single ST			or all i	devi	ces						¢	0 Or	ne ST	FAPL	file pe	ero	device					
Number o	of devices	to p	rogra	ann:			I	100									Té	arget Program	ner				
Help	>									[Bac	k		Ne	ext		Finish			Cance	el	

Figure 93 · Type Number of Devices

4. Click Target Programmer and select Microsemi IHP.

Select Programmer Type	×
Programmer types:	
Generic STAPL player	
Silicon Sculptor II, BP Auto Programmer, or FlashPro3	
Actel IHP (In House Programming)	
Help OK Cancel	

Figure 94 · Select Microsemi IHP

5. Click **OK**. The Generate Programming Files window appears (as shown in the figure below). Select **Serial Vector Files (*.svf)**.



Name:	
A3P060_FG256_B1	
ocation:	
P:\adb\a3p060	
	Browse
Output formats:	
IEEE 1532 Files (*.bsd; *.isc) Programming Data Files (*.pdb) STAPL Files (*.stp) Serial Vector Files (*.svf)	

Figure 95 · Select Serial Vector Files

6. Click **Generate**. An Microsemi-specific SVF file will be generated with a corresponding serialization data file. Note: Generated SVF files will only work with IHP.

Creating a Programming Database (PDB) File in Designer

The programming database (PDB) file supports SmartFusion, IGLOO, ProASIC3 and Fusion devices only. This allows reconfiguration of the security settings, FlashROM, FPGA Array, and Embedded Flash Memory Blocks. You create the file in Designer using FlashPoint and you modify the file in FlashPro.

You must create programming files for SmartFusion in FlashPro; see the <u>Generate a Programming File for</u> <u>SmartFusion</u> topic for more information.

1. From the Designer main window, click the **Programming File** button. This brings up FlashPoint (see figure below).



FlashPoint - P	rogran	iming Fil	e Generator 🕞	Step 1 of	3			X
Silicon fea	ature(s)	to be progr	ammed:					
6 ⊠ ≤	Security	settings						
- F	PGA Arr	ay						
🔽 F	lashROf	М						
, c	Driginal F	-lashROM o	onfiguration file:					
F	=:\my_Fl	ROM.ufc				Imp	oort	
Emb	edded F	lash Memor	ry Blocks (EFMB):					
[Program	Block Name	Block Location	Original Configuratio	n File		_
	1	v	firmware\/NVM	1	F:\Flash_Memory_Block.efc	;	Modify	
			ecured device(s)					
Silicon sig	nature (max length	is 8 HEX chars):					
Help					Back Next		Finish	Cancel

Figure 96 · FlashPoint Programming File Generator - PDB File

- 2. Select the <u>silicon feature(s) to be programmed</u>: <u>Security Settings</u>, FPGA array, <u>FlashROM</u>, and <u>Embedded</u> <u>Flash Memory Block</u>. If you are programming a previously secured device, check the Programming previously secured device(s) and enter the silicon signature.
- 3. Click Finish to create the PDB file.

See Also

Configuring security and FlashROM settings in FlashPro Configuring security settings in FlashPro Configuring FPGA array settings Configuring FlashROM settings in FlashPro Configuring Embedded Flash Memory Block settings in FlashPro

Programming Embedded Flash Memory Block

For more information about the Embedded Flash Memory Block, see the <u>Flash Memory System Builder</u> online help.

To program the Embedded Flash Memory Block:

- 1. Check the **Program** box to enable Embedded Flash Memory Block modification.
- 2. Click the **Modify** button to import Embedded Flash Memory Block configuration and memory content.

The Modify Embedded Flash Memory Block dialog box appears.



Mod	ify Eml	bedded Flas	h Memory Bl	ock						
Bloc	k name:		firmwar	e\/NVM_INST						
Bloc	k locatior	n:	1							
Bloc	k configu	uration file:	D:\prod	80audit\nvm_all_n	ew\nvm_all_ne	w.efc	I	mport Configu	ration File	
Bloc	k conten	t:								
	Select	All Clients	Unselect All Cli	ients						
					Start	er i	JTAG Pr	otection		
		Program	Client Type	Client Name	Address (hex)	Client depthXwidth	Prevent Read	Prevent Write	Original Memory Content File	
	1	N	Analog Syste	asb	N/A	N/A	Г	v		
	2	N	CFI Data	cfiData	N/A	N/A	Г		D:\prod80audit\nvm_simple\input_m	Import content
	3	N	Data Storage	ds	0	1×8	Г	Г	D:\prod80audit\nvm_simple\input_m	Import content
	4	ন	Initialization	init1	80	1×8	Г	Г	D:\prod80audit\nvm_simple\input_m	Import content
	5	N	RAM Initializat	raminit	100	512×9	Г	Г		
	<u></u>	н	elp						OK	Cancel

Figure 97 · Modify Embedded Flash Memory Block Content Dialog Box

- 3. Click the **Import Configuration File** button (if available) to import the Embedded Flash Memory Block configuration and memory content from the EFC file. This will populate the client table below. All clients that belong to this block will be selected by default.
- 4. Click the Import content button if you want to change the client memory content.
- 5. Click OK.
 - Note: FlashPoint audits original configuration and memory content files and warns you if the files cannot be located or if they have been updated.

Programming the FlashROM

You can program selected memory pages and specify the region values of the FlashROM.

- **Single STAPL file for all devices**: generates one programming file with all the generated increment values or with values in the custom serialization file.
- One STAPL file per device: generates one programming file for each generated increment value or for each value in the custom serialization file.
- 1. Select your target Programmer type.
 - Select Generic STAPL Player when generating STAPL files for generic STAPL players.
 - Select Silicon Sculptor II, BP Auto Programmer, or FlashPro5/4/3x/3 when generating programming files for those programmers.
 - Select Microsemi IHP (In House Programming) when generating STAPL or SVF files for Microsemi SoC (formerly Actel) IHP.
- 2. Click OK.

FlashPoint generates your programming file.

Note: You cannot change the FlashROM region configuration from FlashPoint. You can only change the configuration from the FlashROM core generator.

For more information, click the Help button in FlashROM.

To program FlashROM:

- 1. Select FlashROM from the Generate Programming File page.
- Enter the location of the FlashROM configuration file. The FlashROM Settings page appears (see figure below).



	FlashRO	M reç	jions:														Region_7_10			
Program	words pages	15	14 1	13 13	2 11	10	9	8	7	6	5	4	3	2	1	0	Properties:			
page																	Name	Region_	7_10	
	7																Start page Start word	7		
V	6	1															Length	10 6		
																	Content	Static		
v	5																State	Fixed		
V	4																Туре	HEX		
1.00	4																Value	123123		
	3																			
•	2																			
	1																			
$\overline{\mathbf{v}}$	0																			
FlashR	OM STAPL	. file t	уре –													_	,			
•	Single ST	APLI	file for	r all de	evices							O Or	ne S1	TAPL	. file	per	device			
Number	of devices	; to p	rograr	n:			100										farget Programn	ner		

Figure 98 · FlashROM Settings

- 3. Select the FlashROM memory page that you want to program.
- 4. Enter the data value for the configured regions.
- 5. If you selected the region with a **Read From File**, specify the file location.
- 6. If you selected the Auto Increment region, specify the Start and Max values.

Enter the number of devices you want to program.

Select your target Programmer Type.

Select Programmer Type	×
Programmer types:	
Generic STAPL player	
 Silicon Sculptor II, BP Auto Programmer, or FlashPro3 	
Actel IHP (In House Programming)	
Help OK Cancel	

Figure 99 · Select Programmer

7. Click Finish.

FlashPoint generates your programming file.

Note: You cannot change the FlashROM region configuration from FlashPoint. You can only change the configuration from the FlashROM core generator.



Silicon Signature

With Libero SoC tools, you can use the silicon signature to identify and track Microsemi designs and devices. When you generate a programming file, you can specify a unique silicon signature to program into the device. This signature is stored in the design database and in the programming file, and programmed into the device during programming.

The silicon signature is accessible through the USERCODE JTAG instruction.

Note: If you set the security level to high, medium, or custom, you must program the silicon signature along with the Security Setting. If you have already programmed the Security Setting into the target device, you cannot reprogram the silicon signature without reprogramming the Security Setting.

Note: The previously programmed silicon signature will be erased if:

- You have already programmed the silicon signature and
- You are programming the security settings, but you do not have an entry in the silicon signature field

Programming Security Settings

FlashPoint allows you to set a security level of high, medium, or none (SmartFusion uses radio buttons and the option Clear Security instead of None).

To program Security Settings on the device:

1. If you choose to program Security Settings on the device from the **Generate Programming File** page, the wizard takes you to the **Security Settings** page.

Your Security Settings page depends on your family.

2. Set the security level for FPGA, FlashROM, and EFMB (see the table below for a description of the security levels).

Security Level	Security Option	Description
High	Protect with a 128- bit Advanced Encryption Standard (AES) key and a Pass Key	Access to the device is protected by an AES Key and the Pass Key. The Write and Verify operations of the FPGA Array use a 128-bit AES encrypted bitstream. From the JTAG interface, the Write and Verify operations of the FlashROM use a 128-bit AES encrypted bitstream. Read back of the FlashROM content via the JTAG interface is protected by the Pass Key. Read back of the FlashROM content is allowed from the FPGA Array. The Read and Verify operations of the EFMB module are protected by Pass Key from the JTAG interface. The Write operations of the EFMB module use a 128-bit AES encrypted bitstream.
Medium	Protect with Pass Key	The Write and Verify operations of the FPGA Array require a Pass Key. From the JTAG interface, the Read and Write operations on the FlashROM content require a Pass Key. You can Verify the FlashROM content via the JTAG interface without a Pass Key. Read back of the FlashROM content is allowed from the FPGA Array. The Read, Write, and Verify operations of the EFMB module are protected by Pass Key from the JTAG interface.
None	No security	The Write and Verify operations of the FPGA Array do not require keys. The Read, Write, and Verify operations of the FlashROM content also do not require keys. The Read, Write, and Verify operations of the EFMB module content do not require keys. This option is available for SmartFusion; to choose it, de-select the Security Settings checkbox.

Table 6 · FPGA, FlashROM, and EFMB Security Settings



- Note: When a Device is programmed with a Pass key and AES key, only the Pass key is required for reprogramming since re-entering the correct Pass key unlocks the bits that restrict programming to require AES encryption and also unlocks the bits that prohibit reprogramming altogether (if locked); thus both plaintext and encrypted programming are [re-] enabled.
- 3. Enable eNVM client JTAG protection Enables eNVM client JTAG protection in the event you have not set Medium or High security. Enables you to protect specific clients with a user pass key and then leave others unprotected. This can be advantageous if you want to protect your IP, but give another user access to the rest of the eNVM for storage. You can also set <u>custom security levels</u> for your eNVM. NOTE: EFMB (Fusion) is called eNVM for SmartFusion devices.
- 4. Enter the **Pass Key** and/ or the **AES Key** as appropriate. You can generate a random key by clicking the **Generate random key** button.

The **Pass Key** protects all the Security Settings for the FPGA Array, FlashROM, and/or EFMB. The **AES Key** decrypts the FPGA Array, FlashROM, and/or EFMB programming file content. Use the AES Key if you intend to program the device at an unsecured site or if you plan to update the design at a remote site in the future.

You can also customize the security levels by clicking the **Custom Level** button. For more information, see the <u>Custom Security Levels</u> section.

To change or disable your security keys you must run the ERASE_SECURITY action code. This erases your security settings and enables you to generate the programming file with new keys and reprogram, or to generate a programming file that has no security key.

Custom Security Levels

For advanced use, you can customize your security levels.

To set custom security levels:

- 1. Click the **Custom Level** button in the **Security Settings** page. The **Custom Security Level** dialog box appears.
- Select the FPGA Array Security and the FlashROM Security levels. For SmartFusion and Fusion devices, you can also choose the Embedded Flash Memory Block level of security. The FPGA Array and the FlashROM can have different Security Settings. See the tables below for a description of the custom security option levels for FPGA Array and FlashROM.

Table 7 · FPGA Array

Secu	ity Optic	n				Description
Lock for both writing and verifying						Allows writing/erasing and verification
Device Feature	Set	Encrypt	Sec	urity Setti	ngs	of the FPGA Array via the JTAG interface only with a valid Pass Key.
	Security	LINGTYPE	Read	Verify	Write	interface only with a valid 1 assi key.
FPGA Array	N					
Lock for writing						Allows the writing/erasing of the FPGA
Device Feature	Set	Encrypt	Sec	urity Setti	ngs	Array only with a valid Pass Key. Verification is allowed without a valid
	Security	chiciypt	Read	Verify	Write	Pass Key.
FPGA Array				ð	<u>8</u>	
Use the AES Key for both writing and ve	erifying					Allows the writing/erasing and
Device Feature	Set	Enorunt	Sec	urity Setti	ngs	verification of the FPGA Array only
Device realure	Security	Encrypt	Read	Verify	Write	with a valid AES Key via the JTAG interface. This configures the device to
FPGA Array	V	N		AES Com	AES Com	accept an encrypted bitstream for
						reprogramming and verification of the FPGA Array. Use this option if you
						intend to complete final programming
						at an unsecured site or if you plan to



Secu	ity Optic	on				Description
						update the design at a remote site in the future. Accessing the device security settings requires a valid Pass Key.
Allow write and verify						Allows writing/erasing and verification
Device Feature	Set	Encrypt	Sec	urity Setti	ings	of the FPGA Array with plain text bitstream and without requiring a Pass
Device realtire	Security	LINCTYPE	Read	Verify	Write	Key or an AES Key. Use this option
FPGA Array		Г				when you develop your product in-
						house.

Note: The ProASIC3 family FPGA Array is always read protected regardless of the Pass Key or the AES Key protection.

Securi	ty Optior	ı				Description
Lock for both reading and writing						Allows the writing/erasing and reading
Device Feature	Set	Encrypt	Sec	urity Sett	ings	of the FlashROM via the JTAG interface only with a valid Pass Key.
	Security		Read	Verify	Write	Verification is allowed without a valid
FlashROM			ä.	ð		Pass Key.
Lock for writing						Allows the writing/erasing of the
Device Feature	Set	Encrypt	Sec	urity Sett	tings	FlashROM via the JTAG interface only with a valid Pass Key. Reading and
	Security	chorypt	Read	Verify	Write	verification is allowed without a valid
FlashROM			ð	ð		Pass Key.
Use the AES Key for both writing and ve	rifying					Allows the writing/erasing and
Device Feature	Set	Encrypt	Sec	urity Setti	ings	verification of the FlashROM via the JTAG interface only with a valid AES
Device realure	Security		Read	Verify	Write	Key. This configures the device to
FlashROM	•			AES Care	AES Com	accept an encrypted bitstream for
						reprogramming and verification of the FlashROM. Use this option if you complete final programming at an unsecured site or if you plan to update the design at a remote site in the future. Note: The bitstream that is read back from the FlashROM is always unencrypted (plain text).
Allow reading, writing, and verifying			_			Allows writing/erasing, reading and verification of the FlashROM content
Device Feature	Set Security	Encrypt	Seco Read	urity Setti Verify	ngs Write	with a plain text bitstream and without requiring a valid Pass Key or an AES
FlashROM		Γ				Key.

Table 8 · FlashROM

Note: The FPGA Array can always read the FlashROM content regardless of these Security Settings.



Secu	rity Optio	n				Description
Lock for reading, verifying, and writing						Allows the writing and reading of the
Device Feature	Set Security	Encrypt		urity Set		Embedded Flash Memory Block via the JTAG interface only with a valid
firmwareVNVM_INST (# 1)	Security		Read	Verify	Write	Pass Key. Verification accomplished
Inniwaleonom_inst (# 1)	•				<u></u> ⊒8	by reading back and compare.
Lock for writing						Allows the writing of the Embedded
Device Feature	Set	Encrypt	Sec	urity Set	tings	Flash Memory Block via the JTAG interface only with a valid Pass Key.
	Security		Read	Verify	Write	Reading and verification is allowed
firmwareVNVM_INST (# 1)			ð	ð	<u> 8</u>	without a valid Pass Key.
Use AES Key for writing						Allows the writing of the Embedded
Device Feature	Set	Encrypt _	Secur	rity Settin	igs	Flash Memory Block via the JTAG
Device realize	Security	Encrypt	Read	Verify	Write	interface only with a valid AES Key. This configures the device to accept
firmwareVNVM_INST (# 1)	<u></u>	N	<u> </u>		AES.	an encrypted bitstream for
						reprogramming of the Embedded Flash Block. Use this option if you complete final programming at an unsecured site or if you plan to update the design at a remote site in the future. The bitstream that is read back from the Embedded Flash Memory Block is always unencrypted (plain text), when a valid pass key is provided.
Allow reading, writing, and verifying		1				Allows writing, reading and
Device Feature	Set Security	Encrypt -	Secu Read	rity Settin Verify	ngs Write	verification of the Embedded Flash Memory Block content with a plain text bitstream and without requiring a
firmwareVNVM_INST (# 1)						valid Pass Key or an AES Key.

Table 9 · Embedded Flash Memory Block

- 3. To make the Security Settings permanent, select **Permanently lock the security settings** check box. This option prevents any future modifications of the Security Setting of the device. A Pass Key is not required if you use this option.
 - Note: When you make the Security Settings permanent, you can never reprogram the <u>Silicon Signature</u>. If you Lock the write operation for the FPGA Array or the FlashROM, you can never reprogram the FPGA Array or the FlashROM, respectively. If you use an AES key, this key cannot be changed once you permanently lock the device.
- (SmartFusion Only) Enable M3 Debugger option enables access to the M3 debugger even if security is enforced. Select the Enable M3 debugger checkbox if you want to access the M3 debugger after programming.
- 5. To use the Permanent FlashLock[™] feature (One-time programmable or OTP), select Lock for both writing and verifying for FPGA Array, Lock for both reading and writing for FlashROM, Lock for reading, writing, and verifying each Embedded Flash Memory Block (for Fusion and SmartFusion), if present, and select the Permanently lock the security settings checkbox as shown in the figure below. This will make your device one-time programmable.



Silicon Feature	Set	Encrypt	Sec	curity Setti	ity Settings		
Silicon realure	Security	пстург	Read	Verify	Write		
FPGA Array	V			<u> </u>	<u> </u>		
FlashROM	V		<u> </u>	2	1		
eNVM (#0)			<u> </u>	<u> </u>	<u> </u>		
eNVM (# 1)	V		<u> </u>	<u> </u>	<u> </u>		
 The following silicon feature Security settings, AES key FPGA Array 	s will not be repro	ogrammable: ature					

Figure 100 · Custom Security Level

6. Click the **OK** button. The **Security Settings** page appears with the **Custom security settings** information as shown in the figure below.

Security Settings - Step 2 of 2		×
Security level for this device: Custom security settings	Security settings for FPGA Array: - Use AES key to write or verify the FPGA Array. Security settings for FlashROM: - Use AES key to write the FlashROM via the JTAG interface.	
Pass Key (max length is 32 HEX char D867B0F96A8D7E5AE1766D4A6 AES Key (max length is 32 HEX char:	64EB1689 Generate random key	
6A76E8668CCB0A7F4776007E2	277D0775 Generate random key Back Next Finish Cancel	

Figure 101 · Security Settings



Reprogramming a Secured Device

You must know the previous Security Settings of the device before you can reprogram a device with Security Settings.

To program a secured device:

1. In the Generate Programming File window, click the **Programming previously secured devices(s)** check box (see figure below).

lashPoint - P	rogram	ming File	e Generator – S	tep 1 of 3	2			×
Silicon fe	eature(s)	to be progr	ammed:					
Γ	Security	settings						
V	FPGA Arr	ray						
Γ	FlashRO	м						
	FlashRO	M configural	tion file;					
	D:\MyD	esign\from.	ufc			Broy	Wse	
Em	bedded F	lash Memor	y Blocks (EFMB):					
		Program	Block Name	Block Location	Original Configuratio	n File		_
	1	N	FM1_0/NVM_IN	1	D:\fus_80ws\nvm_all\nvm_	all.efc	Modify	
Prog	ramming p	previously s	ecured device(s)					
Modify I	(/O States	s During Pro	gramming					
Cilicon sign	a a bu wa Kaa	au lanath is	8 HEX chars):	Colort	Security settings above to p	vo ovoro vili	ion cianatura	
Silicon sigi	lacure (III	ax ienyu iis	O HEA UIIdrs);	D Select	become sectings above to p	rogram sii	con signature.	
I								
Help	>			[Back Next		Finish	Cancel

Figure 102 · Generate Programming File

- 2. Specify the previously programmed security setting for the FlashROM and/or the FPGA Array. To generate a programming file for encrypted programming please ensure that the Security settings checkbox is unchecked.
- 3. If you programmed the device with a custom security level, click the **Custom Level** button to open the Custom security dialog box, and select the **Security Settings for the FPGA Array** or the FlashROM that you programmed (see figure below).



Security Settings - Step 2 of 2		×
Security level for this device:		
Custom security settings	Security settings for FPGA Array: - Use AES key to write or verify the FPGA Array.	
	Custom Level Default Level	
Pass Key (max length is 32 HEX char	rs):	
	Generate random key	
AES Key (max length is 32 HEX chars	s):	
6A76E8668CCB0A7F4776007E2	277D0775 Generate random key	
The AES Key must match t previously programmed in	the one . this device.	
Help	Back Next Finish Cancel	

Figure 103 · Security Settings

- 4. Enter the previously programmed Pass Key and/or the AES Key.
- 5. Click Finish.

Note: Enter the AES Key only if you want to perform encrypted programming.

Programming a Secured SmartFusion Device

After you create a PDB you may wish to export a programming file for a secured device. To do so:

- 1. Create a PDB file (as explained above) with security set to High or Medium. Save the PDB file.
- 2. From the **File** menu, choose **Export Single Programming File**. The <u>Export Programming Files</u> dialog box appears.
- 3. Click the **Export programming file(s) for currently secured device** checkbox. This exports programming files for devices that already have security settings programmed.
- 4. Choose your outputs and enter your output file **Name** and **Location**.
- 5. Click **Export** to create the file(s). Your updated secured programming files are in the directory you specified.

Custom Serialization Data for FlashROM Region

FlashPoint enables you to specify a custom serialization file as a source to provide content for programming into a Read from file FlashROM region. You can use this feature for serializing the target device with a custom serialization scheme.

To specify a FlashROM region:

 From the Properties section in the FlashROM Settings page, select the file name of the custom serialization file (see figure below). For more information on custom serialization files, see <u>Custom Serialization Data File</u> <u>Format</u>.





Figure 104 · FlashROM Settings

- 2. Select the FlashROM programming file type you want to generate from the two options below:
- Single programming file for all devices option: generates one programming file with all the values in the custom serialization file.
- One programming file per device: generates one programming file for each value in the custom serialization file.
- 3. Enter the number of devices you want to program.
- 4. Click the Target Programmer button.
- 5. Select your target Programmer type.
- 6. Click OK.

Custom Serialization Data File Format

FlashPoint supports custom serialization data files that specify the data in binary, HEX, decimal, or ASCII text. The custom serialization data files may contain multiple data with the Line Feed (LF) character as the delimiter. You can create a file by entering serialization data into any type of text editor. Depending on the serialization data format (hex, ASCII, binary, decimal), input the serialization data according to the size of the region you specified in the FlashROM settings page.

Semantics

Each custom serialization file has only one type of data format (binary, decimal, Hex or ASCII text). For example, if a file contains two different data formats (i.e. binary and decimal) it is considered an invalid file.

The length of each data file must be shorter or equal to the selected region length. If the data is shorter then the selected region length, the most significant bits shall be padded with 0's. If the specified region length is longer then the selected region length, it is considered an invalid file.

The digit / character length is as follows:

-Binary digit: 1 bit -Decimal digit: 4 bits -Hex digit: 4 bits -ASCII Character: 8 bits

Note: Note the standard example below:

If you wanted to use, for example, device serialization for three devices with serialization data 123, 321, and 456, you would create file name from_read.txt. Each line in from_read.txt corresponds to the serialization data that will be programmed on each device. For example, the first line corresponds to the first device to be programmed, the second line corresponds to the second device to be programmed, and so on.

Hex serialization data file example

The following example is a Hex serialization data file for a 40-bit region. Enter the serialization data below into file created by any text editor:

123AEd210 AeB1 0001242E



Note: If you enter an invalid Hex digit such as 235SedF1, an error occurs. An error will also occur if you enter data that is out of range, i.e. 4300124EFE.

The following is an example of programming "AeB1" into Region_7_1 located on page 7, from Word 5 to Word 1 in the FlashROM settings page. See <u>Custom serialization data for FlashROM region</u> for more information.

	Table 15		Word 5	Word 4	Word 3	Word 2	Word 1	Word 0
Page 7		 	00	00	00	AE	B1	

Binary serialization data file example

The following example is a binary serialization data file for a 16-bit region: 1100110011010001

```
100110011010011
11001100110101111 (This is an error: data out of range)
1001100110110111
1001100110110112 (This is an error: invalid binary digit)
```

Decimal serialization data file example

The following example is a decimal serialization data file for a 16-bit region:

```
65534
65535
65536 (This is an error: data out of range)
6553A (This is an error: invalid decimal digit)
```

Text serialization data file example

The following example is a text serialization data file for a 32-bit region:

```
AESB
A )e
ASE3 23 (This is an error: data out of range)
65A~
1234
AEbF
```

Syntax

Indentations in the syntax below indicate a wrapped line. If a line wraps and is not indented, then it should appear on one line; you may need to expand your help window to view the syntax correctly.



decimal digit = `0' |`1' |`2' |`3' |`4' |`5' |`6' |`7' |`8' | `9' hex digit = `0' |`1' |`2' |`3' |`4' |`5' |`6' |`7' |`8' |`9' |`A' |`B' |`C' |`D' | `E' | `F' | `a' | `b' | `c' | `d' | `e' | `f' ascii character = characters from SP(0x20) to`~'(0x7E).

File Format Limitations

The read from file data size cannot exceed the size of the region. The maximum size supported for each format is described below:

HEX - limited to the size of the FlashROM page. Maximum size of 128-bits

DEC - 32-bit unsigned numbers. Maximum decimal value is: 4294967295

BIN - limited to the size of the FlashROM page. Maximum size of 128-bits

TEXT - limited to the size of the FlashROM page. Maximum size of 128-bits

Specifying I/O States During Programming

In Libero SoC, the I/O states can be set prior to programming, and held at the set values during programming. This feature is only available after layout is completed.

- 1. From the Designer GUI, click **Modify I/O States During Programming**. The Programming File Generator window appears.
- Click Specify I/O States During Programming to display the Specify I/O States During Programming dialog box.
- 3. Sort the pins as desired by clicking any of the column headers to sort the entries by that header. Select the I/Os you wish to modify (as shown in the figure below).
- 4. Set the I/O Output state. You can set Basic I/O settings if you want to use the default I/O settings for your pins, or use Custom I/O settings to customize the settings for each pin. See <u>Specifying I/O States During Programming I/O States and BSR Details</u> for more information about setting your I/O state and the corresponding pin values. Basic I/O state settings are:
 - 1 I/O is set to drive out logic High
 - 0 I/O is set to drive out logic Low
 - Last Known State: I/O is set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming
 - Z Tri-State: I/O is tristated



rom file Save to file	····		Show BSR De
Port Name	Macro Cell	Pin Number	1/O State (Output Only)
BIST	ADLIB:INBUF	T2	1
BYPASS_IO	ADLIB:INBUF	K1	1
CLK	ADLIB:INBUF	B1	1
ENOUT	ADLIB:INBUF	J16	1
LED	ADLIB:OUTBUF	M3	0
MONITOR(0)	ADLIB:OUTBUF	B5	0
MONITOR[1]	ADLIB:OUTBUF	C7	Z
MONITOR[2]	ADLIB:OUTBUF	D9	Z
MONITOR[3]	ADLIB:OUTBUF	D7	Z
MONITOR[4]	ADLIB:OUTBUF	A11	Z
OEa	ADLIB:INBUF	E4	Z
ОЕЬ	ADLIB:INBUF	F1	Z
OSC_EN	ADLIB:INBUF	K3	Z
PAD[10]	ADLIB:BIBUF_LVCMOS33U	M8	Z
PAD[11]	ADLIB:BIBUF_LVCMOS33D	R7	Z
PAD[12]	ADLIB:BIBUF_LVCMOS33U	D11	Z
PAD[13]	ADLIB:BIBUF_LVCMOS33D	C12	Z
PAD[14]	ADLIB:BIBUF_LVCMOS33U	R6	Z

Figure 105 · I/O States During Programming Window

- 6. Click **OK** to return to the FlashPoint Programming File Generator window.
 - Note: I/O States During Programming are saved to the ADB and resulting programming files after completing programming file generation.

Custom I/O Settings and Boundary Scan Registers

Each I/O in your device is comprised of an Input, Output and Output Enable Boundary Scan Register (BSR) cell..

The BSR cells enable you to define I/O states during programming and control the individual states for each Input, Output, and Output Enable register.

The <u>Specify I/O States During Programming dialog box</u> enables access to each of these BSR cells for control over the individual states. You can use the I/O State (Output Only) settings to set a specific output state and ignore the other values for the individual BSR elements, or you can click the <u>Show BSR Details checkbox</u> for control over the settings for each Input, Output Enable, and Output as you exit programming.

Specifying I/O States During Programming - I/O States and BSR Details

The I/O States During Programming dialog box enables you to set custom I/O states prior to programming.

I/O State (Output Only)

Sets your I/O states during programming to one of the values shown in the list below.

- 1 I/Os are set to drive out logic High
- 0 I/Os are set to drive out logic Low
- Last Known State: I/Os are set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming
- Z Tri-State: I/Os are tristated

When you set your I/O state, the Boundary Scan Register cells are set according to the table below. Use the Show BSR Details option to set custom states for each cell.

Table 10 · Default I/O Output Settings



Output State		Settings	
	Input	Control (Output Enable)	Output
Z (Tri-State)	1	0	0
0 (Low)	1	1	0
1 (High)	0	1	1
Last_Known_State	Last_Known_State	Last_Known_State	Last_Known_State

Table Key:

- 1 High: I/Os are set to drive out logic High
- 0 Low: I/Os are set to drive out logic Low
- Last_Known_State I/Os are set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming

Boundary Scan Registers - Enabled with Show BSR Details

Sets your I/O state to a specific output value during programming AND enables you to customize the values for the Boundary Scan Register (Input, Output Enable, and Output). You can change any Don't Care value in Boundary Scan Register States without changing the Output State of the pin (as shown in the table below).

For example, if you want to Tri-State a pin during programming, set Output Enable to 0; the Don't Care indicates that the other two values are immaterial.

If you want a pin to drive a logic High and have a logic 1 stored in the Input Boundary scan cell during programming, you may set all the values to 1.

Output State		Settings	
	Input	Output Enable	Output
Z (Tri-State)	Don't Care	0	Don't Care
0 (Low)	Don't Care	1	0
1 (High)	Don't Care	1	1
Last Known State	Last State	Last State	Last State

Table 11 · BSR Details I/O Output Settings

Table Key:

- 1 High: I/Os are set to drive out logic High
- 0 Low: I/Os are set to drive out logic Low
- Don't Care Don't Care values have no impact on the other settings.
- Last_Known_State Sampled value: I/Os are set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming

The figure below shows an example of Boundary Scan Register settings.



Port Name	Macro Cell	Pin Number		lary Scan Re Output	
TORMAINS	Macio Celi		Input	Enable	Output
BIST	ADLIB:INBUF	T2	0	1	1
BYPASS_IO	ADLIB:INBUF	K1	0	1	1
CLK	ADLIB:INBUF	B1	0	1	1
ENOUT	ADLIB:INBUF	J16	0	1	1
LED	ADLIB:OUTBUF	M3	1	1	0
MONITOR[0]	ADLIB:OUTBUF	B5	1	1	0
MONITOR(1)	ADLIB:OUTBUF	C7	1	0	0
MONITOR[2]	ADLIB:OUTBUF	D9	1	0	0
MONITOR(3)	ADLIB:OUTBUF	D7	1	0	0
MONITOR[4]	ADLIB:OUTBUF	A11	1	0	0
OEa	ADLIB:INBUF	E4	1	0	0
ОЕЬ	ADLIB:INBUF	F1	1	0	0
OSC_EN	ADLIB:INBUF	К3	1	0	0
PAD[10]	ADLIB:BIBUF_LVCMOS33U	M8	1	0	0
PAD[11]	ADLIB:BIBUF_LVCMOS33D	B7	1	0	0
PAD[12]	ADLIB:BIBUF_LVCMOS33U	D11	1	0	0
PAD[13]	ADLIB:BIBUF_LVCMOS33D	C12	1	0	0
PAD[14]	ADLIB:BIBUF_LVCMOS33U	R6	1	0	0

Figure 106 · Boundary Scan Registers

Specify I/O States During Programming Dialog Box

The I/O States During Programming dialog box enables you to specify <u>custom settings</u> for I/Os in your programming file. This is useful if you want to set an I/O to drive out specific logic, or if you want to use a custom I/O state to manage settings for each Input, Output Enable, and Output associated with an I/O.

Load from file

Load from file enables you to load an I/O Settings (*.ios) file. You can use the IOS file to import saved custom settings for all your I/Os. The exported IOS file have the following format:

• Used I/Os have an entry in the IOS file with the following format:

```
set_prog_io_state -portName {<design_port_name>} -input <value> -
outputEnable <value> -output <value>
```

• Unused I/Os have an entry in the IOS file with the following format:

```
set_prog_io_state -pinNumber {<device_pinNumber>} -input <value> -
outputEnable <value> -output <value>
```

Where <value> is:

- 1 I/O is set to drive out logic High
- 0 I/O is set to drive out logic Low
- Last_Known_State: I/O is set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming
- Z Tri-State: I/O is tristated

Save to file

Saves your I/O Settings File (*.ios) for future use. This is useful if you set custom states for your I/Os and want to use them again later in conjunction with a PDC file.



Port Name

Lists the names of all the ports in your design.

Macro Cell

Lists the I/O type, such as INBUF, OUTBUF, PLLs, etc.

Pin Number

The package pin associate with the I/O.

I/O State (Output Only)

Your custom I/O State set during programming. This heading changes to Boundary Scan Register if you select the BSR Details checkbox; see the <u>Specifying I/O States During Programming - I/O States and BSR Details</u> help topic for more information on the BSR Details option.

-			
Port Name	Macro Cell	Pin Number	1/O State (Output Only)
BIST	ADLIB:INBUF	T2	1
BYPASS_IO	ADLIB:INBUF	K1	1
CLK	ADLIB:INBUF	B1	1
ENOUT	ADLIB:INBUF	J16	1
LED	ADLIB:OUTBUF	M3	0
MONITOR[0]	ADLIB:OUTBUF	B5	0
MONITOR[1]	ADLIB:OUTBUF	C7	Z
MONITOR[2]	ADLIB:OUTBUF	D9	Z
MONITOR[3]	ADLIB:OUTBUF	D7	Z
MONITOR[4]	ADLIB:OUTBUF	A11	Z
OEa	ADLIB:INBUF	E4	Z
ОЕЬ	ADLIB:INBUF	F1	Z
OSC_EN	ADLIB:INBUF	К3	Z
PAD[10]	ADLIB:BIBUF_LVCMOS33U	M8	Z
PAD[11]	ADLIB:BIBUF_LVCMOS33D	R7	Z
PAD[12]	ADLIB:BIBUF_LVCMOS33U	D11	Z
PAD[13]	ADLIB:BIBUF_LVCMOS33D	C12	Z
PAD[14]	ADLIB:BIBUF_LVCMOS33U	R6	Z

Figure 107 · I/O States During Programming Dialog Box

Generate a DAT file

DAT files are generated via the Generate Programming Files dialog box.

To access the Generate Programming Files dialog box from Libero SoC and generate a DAT file:

- 1. In the Design Flow window, expand **Implement Design**, right-click **Generate Programming Data** and choose **Open Interactively**. This opens Designer.
- 2. Click Programming File to start FlashPoint.
- 3. Set your feature and I/O options if necessary. Click **Finish**. This opens the Generate Programming File dialog box, as shown in the figure below.



Generate Programming Files		X
Name:	Existing programming files in this location:	
DAT_prog1	SD1.pdb	
Location:	SD1.stp	
C:\Documents and Settings\farleyc\Desktop\actel_proj\		
Browse		
Output formats:		
□ IEEE 1532 Files (*.bsd; *.isc) ↓ DirectC File (*.dat)		
Programming Data File (*.pdb)		
STAPL File (*.stp) Serial Vector Files (*.svf)		
Limit file size		
O Maximum file size		
Maximum number of vectors		
	Generate Cancel	

Figure 108 · Generate Programing Files Dialog Box - DirectC File (*.dat)

- 4. Set your output file Name and Location.
- 5. Set your Output Formats to DirectC file (*.dat) and Programming Data File (*.pdb).
- 6. Click Generate to create your file.

FlashLock®

Microsemi's SmartFusion devices contain FlashLock circuitry to lock the device by disabling the programming and readback capabilities after programming. Care has been taken to make the locking circuitry very difficult to defeat through electronic or direct physical attack.

FlashLock has three security options: No Lock, Permanent Lock, and Keyed Lock.

No Lock

Creates a programming file which does not secure your device.

Permanent Lock

The permanent lock makes your device one time programmable. It cannot be unlocked by you or anyone else.

Keyed Lock

Within each device, there is a multi-bit security key user key. The number of bits depends on the size of the device. Once secured, read permission and write permission can only be enabled by providing the correct user key to first unlock the device. The maximum security key for the device is shown in the dialog box.

Generating Bitstream and STAPL files

Bitstream allows you to generate a STAPL file for SmartFusion, IGLOO, ProASIC3, Fusion devices. Please consult the <u>Program Files table</u> to find out which file type you should choose.

To generate a STAPL file:

1. From the Tools menu, choose Programming File.



- 2. Select **Bitstream** or **STAPL** from the **File Type** drop-down list box. Bitstream files are not available for SmartFusion, IGLOO, ProASIC3 and Fusion devices.
- 3. FlashLock. Select one of the following options:
- No Locking: Creates a programming file which does not secure your device.
- Use Keyed Lock: Creates a programming file which secures your device with a FlashLock key. The maximum security key for the device is shown in the dialog box. The maximum security key for the device is shown in the dialog box.
- Use Permanent Lock: Creates a one-time programmable device.
- 4. Click **OK**. Designer validates the security key and alerts you to any concerns.

Note: The bitstream file header contains the security key.



SmartFusion2 and IGLOO2 Programming Tutorials

SPI Programming Tutorials

SPI Programming Tutorial Overview

SmartFusion2 and IGLOO2 devices can be programmed using multiple programming methods. Refer to the Programming User Guide for your respective device for details on different programming methods. The following tutorials describe programming methods that involve the MSS/HPMS SPI_0 ports:

- <u>Auto Programming</u>
- In Application Programing (IAP) Tutorial
- Programming Recovery Auto Update

Auto Programming

Auto programming uses the Microcontroller Subsystem SPI port (SPI_0) to fetch the bitstream from the external SPI flash (pre-programmed) connected to the same port and then program the FPGA Fabric and eNVM. The transaction between the System controller and the external SPI flash happens in SPI master mode.

The SPI_0 port is enabled to operate as a SPI master at power-on reset or DEVRST_N assertion if the FLASH_GOLDEN_N pin is pulled low. The Auto Programming can be protected in the Security Policy Manager > Update Policy.

1. Right-click **Configure Security and Programming > Configure Security** and choose **Configure Options** (as shown in the figure below).




Figure 109 · Launch Security Policy Manager

- 2. In Security key mode select Enable customer security options.
- 3. In Security policies click the checkbox to enable **Update Policy**.
- 4. Click the **Update Policy** button and click to enable **Auto Programming**.

Auto programming uses a *.spi programming file. You must export a *.spi file using <u>Export Bitstream</u> (under Handoff Design for Production).

Note: SPI file programming for Auto Programming, Auto Update (IAP), Programming Recovery, and IAP/ISP Services currently can only program security once with the master file. Update files cannot update the security



settings. In addition, Programming Recovery, Silicon Signature, Firewall, and Tamper Macro can only be programmed with the master file and cannot be updated.

DEVICE_INFO programming

When the DEVICE_INFO programming action is run with a STAPL file for SmartFusion2 and IGLOO2 devices, you will see the following message:

"Info: Algorithm Version, Programmer, Software Version, Programming Software, Programming Interface Protocol, and Programming File Type information do not get programmed with Auto Programming, Auto Update (IAP), Programming Recovery, or IAP/ISP Services and should be ignored."

In Application Programming (IAP) Tutorial

In Application Programming (IAP) is a two-step process. In the first step, the intended bitstream is written to an external SPI flash connected to SPI_0 port of MSS. In the second step, Cortex-M3 (SmartFusion2) or user logic in Fabric (IGLOO2) calls the IAP programming service of the system controller to program the FPGA fabric and eNVM with the bitstream fetched from the external SPI flash.

In order to perform IAP, the required functional blocks must be configured by pre-programming the chip.

To enable SmartFusion2/IGLOO2 device for IAP, you must configure the following components in Libero SoC:

- Source of application image: eSRAM, eNVM or DDR/SDR memories or Fabric
- Source of programming bitstream: MSS peripherals including SPI_0 port
- Interface between System Controller and Cortex-M3: COMM_BLK

To create a programming file with IAP configuration (SmartFusion2 steps shown):

- Create a Libero SoC project targeting the desired SmartFusion2 device. Select SmartFusion2 Microcontroller. Click the checkbox to enable Use Design Tool and select the SmartFusion2 Microcontroller Subsystem (MSS). Click OK to continue. A dialog box appears to name your new component.
- 2. Name the component IAP_Setup_MSS_0.
- 3. Double-click **IAP_Setup_MSS_0** to configure the blocks:
 - ENVM stores the two step IAP application code.
 - USB is the interface used to read the programming bitstream and download it to the External SPI flash.
 - MSS_CCC is the Cortex-M3 Clock
 - **RESET** Controller is the Chip reset
 - SPI_0 is connected with External SPI flash
 - MMUART_1 is the Host PC communication to get status

See the <u>SmartFusion2 Microcontroller Subsystem User Guide</u> section on How to Use Blocks for details on how to configure them.

- 4. Click SmartDesign > Generate Component.
- 5. Complete the design flow up to Place and Route and export the firmware to enable the MSS component.
- 6. Click Generate Bitstream or Export Bitstream to export a programming file you can use to program your device.

Note: Libero SoC will error out if SPI_0 routs to the fabric instead of a package pin.

DEVICE_INFO programming

When the DEVICE_INFO programming action is run with a STAPL file for SmartFusion2 and IGLOO2 devices, you will see the following message:

"Info: Algorithm Version, Programmer, Software Version, Programming Software, Programming Interface Protocol, and Programming File Type information do not get programmed with Auto Programming, Auto Update (IAP), Programming Recovery, or IAP/ISP Services and should be ignored."



Programming Recovery Tutorial

If programming recovery is enabled, SmartFusion2/IGLOO2 device automatically recovers from a power failure during a programming operation. Programming recovery requires an external SPI flash to be connected to the MSS SPI_0 port. The FPGA must be pre-programmed with the programming recovery settings. Programming recovery settings define the location of the image and how to recovery will take place.

For a blank device the image location is set to MSS SPI_0 port where an external SPI flash must be connected.

Note:

Programming Recovery cannot be updated with _UEK1 or _UEK2 programming files. Only the master programming file can be used.

SPI file programming for Auto Programming, Auto Update (IAP), Programming Recovery, and IAP/ISP Services currently can only program security once with the master file. Update files cannot update the security settings. In addition, Programming Recovery, Silicon Signature, Firewall, and Tamper Macro can only be programmed with the master file and cannot be updated.

To configure Programming Recovery:

- 1. Under Configure Security and Programming Options double-click Configure Programming Recovery.
- 2. Select **Enable Programming Recovery**. If Auto update is selected then Design version is mandatory. You must enter the design version in the Configure User Programming Data menu.
- 3. Check **Enable Programming Recovery** and set the SPI clock frequency and data transfer mode. Refer to the table below for SPI data transfer options. For a blank device SPO and SPH are defaulted to 1.

SPO	SPH	SPI Clock in Idle	Sample Edge	Shift Edge	SPI Select in Idle	SPI Select Between Frames
0	0	Low	Rising	Falling	High	Stays active until all the frames
0	1	Low	Falling	Rising	High	set by frame counter have been transmitted
1	0	High	Falling	Rising	High	
1	1	High	Rising	Falling	High	

Table 12 · SPI Signal Polarity Modes

Note: SPO = SPI clock polarity; SPH = SPI clock phase

If Enable Auto Update is checked, Programming recovery is automatically enabled. In this scenario when the device is powering up, it will be auto programmed with the bitstream stored in SPI_0 port if the update SPI image design version is greater than the design version currently programmed in the device.

During programming recovery, if there is a programming failure due to power failure, then the device will be recovered with the golden image.

Back Level protection - If you enable Back Level protection it provides bitstream replay protection. The BACKLEVEL value limits the design versions that the device can update. So, only programming bitstreams with DESIGNER > BACKLEVEL are allowed for programming



Update Policy	X
Fabric update protection:	
Use FlashLock/UPK1 to unlock Erase/Write/Verify oper	ations
eNVM update protection:	
Use FlashLock/UPK1 to unlock Write/Verify/Read opera	ations 👻
Back Level protection	
 Design version (number between 0 and 65535): 	2
Back Level version (number between 0 and 65535):	1
Back Level Bypass	
Bypass the Back Level check in the event of a reco caused by power failure during an update.	overy
IAP/ISP Services	
JTAG (use FlashLock/UPK1 to unlock)	
SPI Slave (use FlashLock/UPK1 to unlock)	
Disable access to the following programming features: - Fabric (use FlashLock/UPK1 to unlock Erase	(Write/Verify)
- eNVM (use FlashLock/UPK1 to unlock Write,	
Help	OK Cancel

Figure 110 · Bypass Back Level Version Check

4. In the Update Policy dialog box click the checkbox to enable **Back Level Protection**, as shown in the figure above. Note that in order to use Back Level Protection you must enter the Design version in the <u>Configure User Programming Data dialog box</u>. By default the Back Level bypass is checked in order to continue with programming recovery with current/golden image in the event of power failure. This allows the golden SPI image to be programmed even if the design version is less than the backlevel version without the need of a pass key.

Consider an instance where the device is programmed with a golden image first which has DESIGNVER = 2 and BACKLEVEL = 1. Now you want to program the device with an update image that has DESIGNVER = 3 and BACKLEVEL = 2. If the Back Level bypass is not checked and power fails, the programming recovery will stop and the device will be left inoperable because the golden image DESIGNVER is not greater than the BACKLEVEL of update image.

5. Export the SPI directory for Programming recovery. The flash device on the MSS SPI_0 port contains a directory at address 0 with the information shown in the table below.

Offset	Name	Description				
0	GOLDEN_IMAGE_ADDRESS[3:0]	Contains the address where the golden image starts				
4	GOLDEN_IMAGE_DESIGNVER[1:0]	Contains the design version of the golden image				



Offse	Name	Description				
6	UPDATE_IMAGE_ADDRESS[3:0]	Contains the address where the update image starts				
10	UPDATE_IMAGE_DESIGNVER[1:0]	Contains the design version of the update image				

- 6. Right-click Export Programming File and choose Configure Options.
- 7. In the Export Bitstream dialog box, click the checkbox to enable **Export SPI directory for programming recovery** and click the **Specify SPI Directory** button.
- In the SPI Directory dialog box enter the **Design version** and browse to the location of the Golden SPI Image and/or Update SPI Image. You must enter the **Address** of the bitstream manually (as shown in the figure below).

DEVICE_INFO programming

When the DEVICE_INFO programming action is run with a STAPL file for SmartFusion2 and IGLOO2 devices, you will see the following message:

"Info: Algorithm Version, Programmer, Software Version, Programming Software, Programming Interface Protocol, and Programming File Type information do not get programmed with Auto Programming, Auto Update (IAP), Programming Recovery, or IAP/ISP Services and should be ignored."

SmartFusion2 Programming Tutorial

SmartFusion2 Programming Tutorial Overview

The SmartFusion2 Programming Tutorial describes the basic steps for SmartFusion2 programming.

Only the bold steps in the Design Flow window are required to complete and program your design. Note that the bold steps are completed automatically if you use the Build button.

1. MSS Configuration - eNVM

eNVM configuration enables you to configure eNVM as a ROM so that it can be included in the eNVM digest calculations.

Data Security Configuration controls which masters have access to which memory region within the MSS.

2. Generate Bitstream

Generate bitstream for programming within Libero.

3. Edit Design Hardware Configuration

Configures Device I/O States During Programming.

- 4. Configure Security and Programming Options
 - Security Policy Manager
 - <u>Configure Bitstream</u>
 - Update eNVM Memory Content
- 5. Program Design

Configure Actions/Procedures (sets programming options) and programs your device.

- 6. Handoff Design for Production
 - Export Bitstream
 - Export BSDL

MSS Configuration - eNVM

eNVM Configuration

You must create a MSS to configure your eNVM. Use System Builder to configure your eNVM for IGLOO2.



eNVM configuration enables you to configure eNVM as a ROM so that it can be included in the eNVM digest calculations. To do so:


1. Open your MSS and double-click the **eNVM block** to open the **eNVM configuration dialog box**, as shown in the figure below.

eNVM: Modify co	re - *									
9 e =/ X										
Available client typ	pes				User (Clients in eNV	/м			
Data Storage Serialization			or it	Client Name	Depth X Width or Pages	Start Address (hex)	Page		Initialization	Lock Start
			Client Type				Start	End	Order	Address
		1	Data Storage	program	65536 x 8	0	0	511	N/A	
Add to System	n									
Usage Statistics										
Available Pages:	2032									
Used Pages: Free Pages:	512 1520									
Help		Op	timize						Ok	Cancel
										3
Ready										

Figure 111 · eNVM Configuration Dialog Box

The example design shown in the figure above already has a Data Storage Client; it can be modified.

2. Double-click the Data Storage Client



This will open the Modify Data Storage Client dialog box, as shown in the figure below.



Modify Data Storage Client >	۲,
Client name: program	-
eNVM	
Format: Intel-Hex 🗢	
Use absolute addressing 🕕	
Content filled with 0s	
\bigcirc No content (client is a placeholder and will not be programmed)	
Start address: 0x 0	
Size of word: 8 🗢 Bits	
Number of words: 65536 Decimal	
✓ Use as ROM 🚯	
Use content for simulation	
Help - OK Cancel	

Figure 112 · Modify Data Storage Client Dialog Box - Use as ROM Selected

- 3. Click **Use as ROM** (as shown in the figure above) to configure the memory region as a ROM and include the eNVM digest calculations.
- 4. Click **OK** in the Modify Data Storage Client dialog box to continue.
- 5. Double-click **Serialization** to open the **Add Serialization Client dialog box** (as shown in the figure below) and reserve a client for serialization. Add your Client name and eNVM Start address and Number of pages, as appropriate.



lient name: ser_client					
eNVM					
O Content from file:					
Format: Hexaded	imal 🔷				
Content auto incremented:					
Start value: 0x 0	Step value:	0x 20	Maximum value:	0x 200	
O No content (client is a place	eholder and will not be	programmed)			
Start address:	1000	Hexadecimal			
Number of pages:	1	(128 bytes per page)			
Maximum devices to program:	10	Decimal			
🗹 Use as ROM 🛛 🕤					
Help -				ок	Cance

Figure 113 · Add Serialization Client Dialog Box

You have three options to specify the eNVM content:

- Import a Memory File
- Fill eNVM content with Zero's
- Assign No Content (eNVM as a Placeholder). The client will not be included in the programming bitstream and will not be programmed

If you have completed Place and Route and you import a memory file for the eNVM content, you do not have to rerun Compile or Place and Route. You can program or export your programming file directly. Programming will generate a new programming file that includes your updated eNVM content.

You can also specify the start address where the data for the Serialization Client starts, the number of pages and the maximum number of devices you want to program serialization data into.

Setting a maximum number of devices to program for Serialization clients will generate a programming bitstream file that has serialization content for the number of devices specified. The maximum number of devices to program must match for all serialization clients. If the user would like to program a subset of the devices during production programming, this can be done within the FlashPro Express tool, which allows you to select a range of indices desired for programming for that serialization programming job session. Refer to the FlashPro Express User's Guide for more information.

- 6. Click **OK** in the Add Serialization Client dialog box to continue.
- 7. Click **OK** in the eNVM Configuration dialog box to return to the MSS.

To re-configure the Clients after Synthesis and Compile, you can double-click Update eNVM Memory Content in the Design Flow window. See <u>Update eNVM Memory Content</u>

Enable Data Security

The Data Security Configuration controls which masters have access to which memory region within the MSS. To configure your data security:

Double-click the **Security** block in the MSS to open the **MSS Security Policies Configurator**, as shown in the figure below.



		eSRAM0 [MS0]		eSRAM1 [MS1]	+ e	Show Special Sectors NVM0 [MS2]	FIC_0 [M54]	+ AHB2AHB [MS5]		DDR Bridge [MS6]	
IC Bus (MMO)	R	Read	R	🔽 Read	R	Read				Read	
D-BUS [MM1]	RW	Write	RW	Write	RW	Write				Vrite	
S-BUS [MM2]	RW		RW		RW		RW				
FIC_0 [MM4]	RW	Read	RW	Read	RW	Read	RW		RW	Read	
FIC_1 [MM5]	RW	Write	RW	Write	RW	Write	RW		RW	Vrite	
HPDMA [MM3]	RW	Read	RW	Read	R	Read	RW			Read	
MAC_M [MM6]	RW	Write	RW	Write		Write	RW			Write	
PDMA [MM7]	RW		RW		RW		RW		RW		
USB [MM8]	RW		RW				RW		RW		
To protect the feature.	ese ad	vanced secu	rity bits	with user pa	ss key 1	, you must conf	igure th	e Security Policy N	1ana	jer, specify user key set 1, and progra	n the security

Figure 114 · MSS Security Policies Configurator

Masters are listed on the left, and slaves are shown at the top. All masters have access to all slaves by default; click to enable or disable Read/Write access for specific masters and slaves.

Restrict your master/slave Read/Write access according to your preference and click **OK** to continue.

Note: SPI file programming for Auto Programming, Auto Update (IAP), Programming Recovery, and IAP/ISP Services currently can only program security once with the master file. Update files cannot update the security settings. In addition, Programming Recovery, Silicon Signature, Firewall, and Tamper Macro can only be programmed with the master file and cannot be updated.

Generate Bitstream

Generates the bitstream for use with the Run PROGRAM Action tool.

The tool incorporates the Fabric design, eNVM configuration (if configured) and custom security settings (if configured) to generate the bitstream file. You need to <u>configure the bitstream</u> before you generate the bitstream. Otherwise, default settings with all available features included will be used. Right-click **Generate Bitstream** and choose **Configure Options** to open the Configure Bitstream dialog box to select which components you wish to program. Only features that have been added to your design are available for programming. For example, you cannot select eNVM for programming if you do not have an eNVM in your design.

Modifications to the Fabric design, eNVM configuration, or security settings will invalidate this tool and require regeneration of the bitstream file.

The Fabric programming data will only be regenerated if you make changes to the Fabric design, such as in the Create Design, Create Constraints and Implement Design sections of the Design Flow window.

This operation is completed automatically as the last step if you use the Build button.

When the process is complete a green check appears next to the operation in the Design Flow window (as shown in the figure below) and information messages appear in the Log window.



1			Read Place and Route	
		4	Edit Constraints	
			T/O Constraints	
			Timing Constraints	
			Ploorplan Constraints	
		⊳	Verify Post Layout Implementation	E
	Þ		Edit Design Hardware Configuration	
	Þ	•	Configure Security and Programming Options	
V	4		Program Design	
V			Senerate Bitstream	
			Run PROGRAM Action	

Figure 115 · Generate Bitstream (Complete)

See Also

Configure Bitstream Dialog Box

Edit Design Hardware Configuration - Device I/O States During Programming

You can configure your FPGA I/Os while the device is being programmed using Device I/O States During Programming.

In the Design Flow window, expand Edit Design Hardware Configuration and double-click Device I/O States During Programming.

The <u>Device I/O States During Programming dialog box</u> appears.

Click a value in the I/O State (Output Only) column to set your I/O State options according to your preference, as shown in the figure below.


om file Save to file			Show BSR De
Port Name	Macro Cell	Pin Number	1/O State (Output Only)
ARST_N	ADLIB:INBUF	K23	Z
CLK	ADLIB:INBUF	AE27	1
CLK_0	ADLIB:INBUF	T4	0
CLR	ADLIB:INBUF	AJ28	Last Known State Z
D	ADLIB:INBUF	AF25	Z
Q	ADLIB:OUTBUF	AG27	Z
Q_0	ADLIB:OUTBUF	AK27	Z
RADDR[0]	ADLIB:INBUF	K25	Z
RADDR[1]	ADLIB:INBUF	F30	Z
RADDR[2]	ADLIB:INBUF	L23	Z
WADDR[0]	ADLIB:INBUF	K24	Z
WADDR[1]	ADLIB:INBUF	J26	Z
WADDR[2]	ADLIB:INBUF	H26	Z
WD[0]	ADLIB:INBUF	G30	Z
WEN	ADLIB:INBUF	H27	Z
UNUSED	UNUSED	AJ27	Z
UNUSED	UNUSED	AH27	Z
UNUSED	UNUSED	AJ26	Z

Figure 116 · Set I/O State

Configure Security Policy Manager

In the Design Flow window, double-click **Configure Security** to open the Security Policy Manager dialog box and customize the security settings in your design.





curity key mode		Security po	licies	
Bitstream encryption with default key			Update Policy	Use
Enable custom security options			Debug Policy	Use
, , ,			Key Mode Policy	Use
er keys and Security policies protection		Microsemi f	actory test mode access level	
Write-protect using FlashLock/UPK1		⊖ Allow fa	ctory test mode access	
Permanently write-protect		Protect	factory test mode access using FlashLo	ock/UPK1
Permanently wheepfotect		O Perman	ently protect factory test mode access	
lser Key Set 1				
FlashLock/UPK1 (64 HEX chars):	0x			
JEK1 (User Encryption Key 1) (64 HEX chars): 🥂	0×			
User Key Set 2				
JPK2 (User Pass Key 2) (64 HEX chars):	0x			6
JEK2 (User Encryption Key 2) (64 HEX chars):	0x			
ected Security options:				
er keys and Security Policies protection				
Protect UEK1, UEK2, DPK and Security Disable factory enabled default bitstrea				
rosemi factory test mode access level Protect Microsemi factory test mode ac				

Figure 117 · Security Policy Manager Dialog Box

ecurity key mode		Security policies	
Bitstream encryption with default key		Update Policy	🗖 Use
Enable custom security options		Debug Policy	Use
		Key Mode Policy	🔄 Use
ter keys and Security policies protection		Microsemi factory test mode access level	
Write-protect using FlashLock/UPK1		Allow factory test mode access	
Permanently write-protect		Protect factory test mode access using FlashLock/UP	a
) Permanentry write-protect		Permanently protect factory test mode access	
User Key Set 1			
FlashLock/UPK1 (64 HEX chars):	0x 3CBAAD857FAD068DB	A2A0F5782145D071C30856837373D5E03887D7D9B7D50EF	₽ ₽
UEK1 (User Encryption Key 1) (64 HEX chars):	0x C865F093B46146D6E	1C6547BD04CF43802DEE509BDB6D6B44886886EDE89CBAA	
User Key Set 2			
UPK2 (User Pass Key 2) (64 HEX chars):	0x 9509BDFF03CE1E313	E34056A679A85F571727A6318E76049DC2D5126C3DD944A	file
UEK2 (User Encryption Key 2) (64 HEX chars):	0x DC88571C64BA446E6	3EBEDE3A52EE05F175D9A7E127FAD7710F7FC6B0B3C7CDA	an Shi
User PUF Encryption Key			
UEK3 (User Encryption Key 3) (64 HEX chars):	0x 1F8D9A30214030D92	D77BDD36D032169F519C87747DA181B9469A5820654DAB9	
ected Security options: per keys and Security Policies protection Protect UEX1, UEX2, DPX and Secur Protect modification to UEX2 via bits Disable factory restitioned celluit to bits protect Microsem factory test mode	tream using FlashLock/UPK1. The tream encryption key modes.	s does not prevent SRAM PUP System Service requests from affecting UEX3	i.
elp			OK Can

Figure 118 · Security Policy Manager Dialog Box (for devices supporting UEK3)

Security Key Mode

Micro

Power Matters."



Bitstream encryption with default key - Encrypt bitstream files with Microsemi default key (pre-placed key in silicon). When this option is selected, user keys, security and Microsemi factory test mode access level configurations are disabled.

Enable custom security options - Enables you to set User Keys, Security Policies and Microsemi factory test mode access level (see below for a description).

User keys and Security policies protection

Write-protect using FlashLock/UPK1 - Protect UEK1 (User Encryption Key 1), UEK2 (User Encryption Key 2), DPK (Debug Pass Key) and Security Policies using FlashLock/ UPK1. Protect modification to UEK3 via bitstream using FlashLock/UPK1. Note that even after programming Security settings, SRAM-PUF System services can still modify UEK3.

Note: UEK2 (User Encryption Key2) is protected by UPK2 (User Pass Key 2).

Note: UEK3 is only available for M2S060, M2GL060, M2S090, M2GL090, M2S150 and M2GL150 devices. See the SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide for more details.

Permanently write-protect - Permanently protect UEK1 (User Encryption Key 1), UPK2 (User Pass Key 2), UEK2 (User Encryption Key 2), DPK (Debug Pass Key), Security Policies, and Microsemi factory test mode access level. Permanently protect modification to UEK3 via bitstream. Note that even after programming Security settings, SRAM-PUF System services can still modify UEK3 This setting, once programmed will not be modified in the device. Microsemi enabled default bitstream encryption key modes are permanently disabled as well.

Note: When this option is selected, you cannot specify the FlashLock/UPK 1 and UPK2 (User Pass Key 2) value, since the value cannot be used to unlock the corresponding protected features.

Note: UEK3 is only available for M2S060, M2GL060, M2S090, M2GL090, M2S150 and M2GL150 devices. See the <u>SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide</u> for more details.

Microsemi Factory Test Mode Access Level

Protect factory test mode access using FlashLock/UPK1 - Protects access to Microsemi factory test mode using Flashlock/ UPK1.

Permanently protect factory test mode access - Permanently locks access to Microsemi factory test mode.

Note: When this option is selected, User Key Set 2 is permanently write-protected. Once programmed, User Key Set 2 cannot be changed in the device. You can specify UEK2 (User Encryption Key 2). However, you cannot specify UPK2 (User Pass Key 2), since the value cannot be used to unlock User Key Set 2.

Allow factory test mode access - Allows access to Microsemi factory test mode.

Security Policies

Update Policy - Sets your Fabric, eNVM and Back Level protections. See the <u>Update Policy topic</u> for more information.

Note: If Update Policy is enabled and Fabric/eNVM update are protected by UPK1:

Fabric update is disabled for Auto Programming, IAP/ISP services, Programming Recovery and Auto update. FlashLock/UPK1 unloading is only available for JTAG and SPI slave programming.

eNVM update is disabled for Auto Programming, IAP/ISP Services, Programming Recovery and Auto Update. FlashLock/UPK1 unlocking is only available for JTAG and SPI Slave programming.

See the following example.



Security key mode		Security polic	ies		
Bitstream encryption with default key			Update Policy	Use	
Enable custom security options			Debug Policy	Use	
			Key Mode Policy	Use	
User keys and Security policies protection		Microsemi fac	ctory test mode access level		
Write-protect using FlashLock/UPK1		Allow fac	tory test mode access		
2 - Andreas - Torrandorom		Protect f	actory test mode access using PlashLock/UPK1		
Permanently write-protect		Permane	ntly protect factory test mode access		
User Key Set 1					
FlashLock/UPK1 (64 HEX chars):	0x 1D0A390DB7108D58	BESOBEFBBA465FOFC5F3FF6227	A310484E0802C1A9EC57841	Ê	
UEK1 (User Encryption Key 1) (64 HEX chars):	0x 30C516F05DC5D2E9	99038013885015FB1C239B4C9	2CE02FA5DFA69E70EFD42F0		
User Key Set 2					
UPK2 (User Pass Key 2) (64 HEX chars):	0x			filo	
UEK2 (User Encryption Key 2) (64 HEX chars):	0x				
	nlock Erase/Write/Verify) nlock Write/Verify/Read) VP/ISP Services, Programming R		(UPK1 unlocking is only available for JTAG and SPT)	Slave programming.	
NVM update is disabled for Auto Programming, IA	P/ISP Services, Programming R	ecovery and Auto Update. FlashLock	/UPK1 unlocking is only available for JTAG and SPI 5	Save programming.	•

Debug Policy - Enables and sets your Debug Pass Key and debug options. See the <u>Debug Policy topic</u> for more information.

Key Mode Policy - Configures the key mode to enable or disable. See the Key Mode Policy topic for more information.

Configuring User Keys

User Key Set 1 is required. User Key Set 1 includes FlashLock/UPK1 (User Pass Key 1) and UEK1 (User Encryption Key 1).

User Key Set 2 is optional. User Key Set 2 includes UPK2 (User Pass Key 2) and UEK2 (User Encryption Key 2). Note that User Pass Key 2 (UPK2) protects only User Encryption Key 2 (UEK2).

User PUF Encryption Key is optional. User PUF Encryption Key includes UEK3 (User Encryption Key 3). **Note:** UEK3 is only available for M2S060, M2GL060, M2S090, M2GL090, M2S150 and M2GL150 devices. See the <u>SmartFusion2 SoC FPGA and IGLOO2 FPGA Security Best Practices User Guide</u> for more details.

Update eNVM Memory Content (SmartFusion2 and IGLOO2)

Right-click **Update eNVM Memory Content** and choose **Configure Options** or double-click **Update eNVM Memory Content** to open the dialog box and modify your eNVM client configurations.



		Client Type	Client Name	DepthxWidth	Start Address(Hex)	Page Start	Page End	Initialization Order	Lock Start Address
	1	Data Storage		256 x 8	0	0	1	N/A	
Add to System	2	6 Serialization	ser_client	1 page	800	16	16	N/A	N/A
Available pages:2032 Used pages: 3 Free pages: 2029									
Used pages: 3		[•]			m				

Figure 119 · eVNM Update Dialog Box

The eNVM Update dialog box enables you to update your eNVM content without having to rerun Compile and Place and Route. It is useful if you have reserved space in the eNVM configurator within the MSS for firmware development, for example. Use the eNVM Update dialog box when you have completed your firmware development and wish to incorporate your updated firmware image file into the project.

Note: To disable a client for programming, you must modify the client and select "No Content (Client is a placeholder and will not be programmed)". The content from the memory file, serialization data file, or auto-incremented serialization content will be preserved if you later decide to enable this client for programming. Clients disabled for programming will not be included in the generated bitstream and will not be programmed.

Note: To delete, create, or rename a eNVM client, you must return to the MSS/System Builder eNVM Configurator. See <u>MSS Configuration - eNVM (User Guide)</u>

Modify Data Storage Client

Double-click the Storage Client to open the Modify Data Storage Client dialog box.

Note: You cannot add, delete or rename a data storage client at this point using the Modify Data Storage Client dialog box. To make such changes, return to the MSS or System BUilder eNVM configuration step.



Modify Data Storage	e Client		?
Client name: my_data			
eNVM Content:			
Memory file:)
Format:	Intel-Hex 👻		
Use al	osolute addressing		
Content filled	with 0s		
No Content (Content)	Client is a placeholder and will r	not be programmed)	
Start address: 0	< 0 🕀		
-	Bits	<u>-</u>	
Number of Words: 5		(Decimal)	
🔲 Use as ROM 🚯			
Use Content for Simu	ulation		
Help		Ok	Cancel

Figure 120 · Modify Data Storage Client Dialog Box

You have three options to specify the eNVM content:

- Import a Memory File
- Fill eNVM content with Zero's
- Assign No Content (eNVM as a Placeholder). The client will not be included in the programming bitstream and will not be programmed

If you have completed Place and Route and you import a memory file for the eNVM content, you do not have to rerun Compile or Place and Route. You can program or export your programming file directly. Programming will generate a new programming file that includes your updated eNVM content.

You can also specify the start address where the data for that client starts, the word size and the number of words to reserve for the data storage client.

Modify Serialization Client

Double-click the Serialization Client to open the Modify Serialization Client dialog box.

Note: You cannot add, delete or rename a Serialization Client in the Modify Serialization Client dialog box. Go to the eNVM configurator inside the MSS/HPMS Configurator or the System Builder Memory page (eNVM tab) to make these changes.



Modify Serialization Clien	t				? ×
Client name: my_serial eNVM					
Content:					
Content from file:					
Format:	iexadecimal *				
 Content auto increme 	nted:				· · · · · · · · ·
Start Value: 0	× 0	Step Value: 0x 20	M	aximum Value:	0x 20
No content (Client is	a placeholder and w	I not be programmed)			
Start address:	200	(Hexadecin	ial)		
Number of pages:	16	(128 bytes	per page)		
Maximum devices to program	n: 20	(Decimal)			
🗹 Use as ROM 🚯					
Help			_	Ok	Cancel

Figure 121 · Modify Serialization Client Dialog Box

You have three options to specify the eNVM content:

- Import a Memory File
- Fill eNVM content with Zero's
- Assign No Content (eNVM as a Placeholder). The client will not be included in the programming bitstream and will not be programmed

If you have completed Place and Route and you import a memory file for the eNVM content, you do not have to rerun Compile or Place and Route. You can program or export your programming file directly. Programming will generate a new programming file that includes your updated eNVM content.

You can also specify the start address where the data for the Serialization Client starts, the number of pages and the maximum number of devices you want to program serialization data into.

Setting a maximum number of devices to program for Serialization clients will generate a programming bitstream file that has serialization content for the number of devices specified. The maximum number of devices to program must match for all serialization clients. If the user would like to program a subset of the devices during production programming, this can be done within the FlashPro Express tool, which allows you to select a range of indices desired for programming for that serialization programming job session. Refer to the FlashPro Express User's Guide for more information.

Program Design - Run PROGRAM Action

Expand Program Design and double-click **Run PROGRAM Action** to program your device with default settings, as shown in the figure below.






Figure 122 · Program Device in the Design Flow Window

Right-click Run PROGRAM Action and choose from the following menu options:

- Clean and Run All Cleans all tools, deletes all reports and output files and runs through programming. All logs will be updated with new files.
- Clean deletes only reports and output files associated with this tool; the other tool files and reports are unaffected.
- **Configure Actions/Procedures** Enables you to set the specific <u>Action you wish to program</u>. Select your programming action from the dropdown menu.

Handoff Design for Production

In order to handoff your design for production you must export a programming file or generate a BSDL file. See the <u>Export Bitstream - SmartFusion2, IGLOO2, and RTG4</u> topic for complete instructions on how to handoff your design for production.

You can also export your programming job.

Export BSDL File

Double-click Export BSDL File to generate a BSDL file for your project.

Right-click **Export BSDL File** and choose **Clean and Run All** to remove all data and output from tools run previously and rerun the Design Flow up through this point.



Debug Design

Identify Debug Design

Libero SoC integrates the Identify RTL debugger tool. It enables you to probe and debug your FPGA design directly in the source RTL. Use Identify software when the design behavior after programming is not in accordance with the simulation results.

To open the Identify RTL debugger, in the Design Flow window under Debug Design double-click **Instrument Design**.

Identify features:

- Instrument and debug your FPGA directly from RTL source code.
- Internal design visibility at full speed.
- Incremental iteration Design changes are made to the device from the Identify environment using incremental compile. You iterate in a fraction of the time it takes route the entire device.
- Debug and display results You gather only the data you need using unique and complex triggering mechanisms.

You must have both the Identify RTL Debugger and the Identify Instrumentor to run the debugging flow outlined below.

To use the Identify Instrumentor and Debugger:

- 1. Create your source file (as usual) and run pre-synthesis simulation.
- 2. (Optional) Run through an entire flow (Synthesis Compile Place and Route Generate a Programming File) without starting Identify.
- 3. Right-click Synthesize and choose Open Interactively in Libero SoC to launch Synplify.
- 4. In Synplify, click **Options > Configure Identify Launch** to setup Identify.
- 5. In Synplify, create an Identify implementation; to do so, click **Project > New Identify Implementation**.
- In the Implementations Options dialog, make sure the Implementation Results > Results Directory points to a location under <libero project>\synthesis\, otherwise Libero SoC is unable to detect your resulting EDN Netlist file.
- 7. From the Instumentor UI specify the sample clock, the breakpoints, and other signals to probe. Synplify creates a new synthesis implementation. Synthesize the design.
- (Classic Constraint Flow only) In Libero SoC, select the edif netlist of the Identify implementation you want to use in the flow. Right-click Compile and choose Organize Input Files > Organize Source Files and select the Netlist file of your Identify implementation.
- 9. (*Classic Constraint Flow only*) In Libero SoC, run Compile, Place and Route and Generate a Programming File with the edif netlist you created with the Identify implementation.
- (Enhanced Constraint Flow only) In Libero SoC, run Synthesis, Place and Route and Generate a Programming File.
 Note: Libero SoC works from the edif netlist of the current active implementation, which is the implementation you created in Synplify for Identify debug.
- 11. Double-click Identify Debug Design in the Design Flow window to launch the Identify Debugger.

The Identify RTL Debugger, Synplify, and FlashPro must be synchronized in order to work properly. See the <u>Release Notes</u> for more information on which versions of the tools work together.

SmartDebug

Microsemi's SmartDebug tool complements design simulation by allowing verification and troubleshooting at the hardware level.

SmartDebug can be run in the following modes:



- Integrated mode from the Libero Design Flow
- Standalone mode
- Demo mode

Integrated Mode

When run in integrated mode from Libero, SmartDebug can access all design and programming hardware information. No extra setup step is required. In addition, the Probe Insertion feature is available in Debug FPGA Array.

To open SmartDebug in the Libero Design Flow window, expand **Debug Design** and double-click **SmartDebug Design**.

Standalone Mode

SmartDebug can be installed separately in the setup containing FlashPro, FlashPro Express, and Job Manager. This provides a lean installation that includes all the programming and debug tools to be installed in a lab environment for debug. In this mode, SmartDebug is launched outside of the Libero Design Flow. When launched in standalone mode, you must to go through SmartDebug project creation and import a Design Debug Data Container (DDC) file, exported from Libero, to access all debug features in the supported devices.

Note: In standalone mode, the Probe Insertion feature is not available in FPGA Array Debug, as it requires incremental routing to connect the user net to the specified I/O.

Demo Mode

Demo mode allows you to experience SmartDebug features (Active Probe, Live Probe, Memory Blocks, SERDES) without connecting a board to the system running SmartDebug.

Note: SmartDebug demo mode is for demonstration purposes only, and does not provide the functionality of integrated mode or standalone mode.

Note: You cannot switch between demo mode and normal mode while SmartDebug is running. For detailed information about SmartDebug, refer to the SmartDebug User Guide.



Handoff Design for Production

Export Pin Report

In the Design Flow window, expand Handoff Design for Production. Right-click Export Pin Report to export a pin report.

The Export Pin Reports Dialog Box opens. Click the Browse Button to navigate to a disk location where you want the pin report to be saved to.

Check the checkbox to make your selections:

- Pin Report sorted by Port Name
- Pin Report sorted by Package Pin Name
- I/O Bank Report
- I/O Register Combining Report

The Pin Report lists the pins in your device sorted according to your preference: sort by Port Name or Sorted by Package Pin Name. The Pin Report generates two files:

- <design>_pinrpt_name.rpt Pin report sorted by name.
- <design>_pinrpt_number.rpt Pin report sorted by pin number.

You must select at least one report.

Export Pin Report generates a Bank Report by default; the filename is <design>-bankrpt.rpt. Export Pin Report also generates an I/O Register Combining Report listing the I/Os which have been combined into a Register for betting timing performance.

Export Pin R	eports ? X
Location:	D:\2Work\dsfsda\designer\count16 Browse
	orted by Port Name
 ✓ Pin Report S ✓ I/O Bank Re 	orted by Package Pin Name port
☑ I/O Register	Combining Report
Help	OK Cancel

Figure 123 · Export Pin Report Dialog Box

Export BSDL File

Double-click Export BSDL File (in the Libero SoC Design Flow window, **Handoff Design for Production > Export BSDL File**) to generate the BSDL File report to your <u>Design Datasheet/Report</u>.

For SmartFusion, IGLOO, ProASIC3, and Fusion devices, do the following:

- 1. Open Designer interactively.
- 2. Click Compile.



- 3. Click Layout.
- 4. Click Programming File and click Finish when done.
- 5. In the Generate Programming Files dialog box, under Output formats, select IEEE 1532 Files (*.bsd, *.isc).
- 6. Click Generate to generate the related BSDL file.

The BSDL file provides a standard file format for electronics testing using JTAG. It describes the boundary scan device package, pin description and boundary scan cell of the input and output pins. BSDL models are available as downloads for many Microsemi SoC devices.

See the Microsemi website for more information on BSDL Models.

Export IBIS Model

Double-click Export IBIS Model (in the Libero SoC Design Flow window, Handoff Design for Production > Export IBIS Model) to generate the IBIS Model report.

The IBIS model report provides an industry-standard file format for recording parameters like driver output impedance, rise/fall time, and input loading, which may then be used by software applications such as Signal Integrity tools or IBIS simulators.

The exported IBIS file has the file extension *.ibs (named <root>.ibs) and is displayed in the Files tab.

For SmartFusion2, IGOO2 and RTG4 devices, the IBIS report *.ibs file exported from Libero SoC supports the Model Selector keyword as specified in the <u>IBIS 5.0 Specifications</u>.

In the [Pin] section of the IBIS *.ibs file, listed under the model_name are the Model Selector tag. The IBIS *.ibs file has a [Model Selector] section that describes the model selector and its list of models. The Model Selector tag in the [Pin] section establishes the relationship between the pin and the [Model Selector].




Figure 124 · Model Selector *.ibs File

With this Model Selector feature support, users can load the *.ibs file from Libero SoC into Signal Integrity applications or IBIS simulators and switch the I/O to different models for individual I/Os on-the-fly in the tools. There is no need to go back to the Libero SoC I/O Attribute Editor to change the I/O settings and run Compile to switch to different I/O settings.

See the Microsemi Website for more information on IBIS Models.



Export Firmware – SmartFusion2

When your design has been completed, you can export the design firmware configuration using the Export Firmware tool. The firmware configuration contains:

- Register configuration files for MSS, FDDR, and SERDES blocks instantiated in your design. This information must be compiled with your application along with the SmartFusion2 CMSIS firmware core to have proper Peripheral Initialization when the Cortex-M3 boots.
- Firmware drivers compatible with the hard and soft peripherals instantiated in your design.

To export your design firmware configuration, double-click **Export Firmware** in the Libero SoC Design Flow window under Handoff Design for Firmware Development. The Export Firmware dialog box opens.

	are	0	23
Location:	C:\temp\test_0712	Browse	
Software IDE:	oftConsole4.0 🔻		
Export hardw	are configuration and firmware drivers		
Create softw	are project including hardware configuration a	and firmware drivers	
Help			_
		OK Cancel	

Figure 125 · Export Firmware Dialog Box

Location: Provide the location where you want the firmware configuration files to be exported. When you export the firmware, Libero SoC creates a Firmware folder to store all the drivers and register configuration files.

Software IDE: <selected Software Tool Chain>

Libero SoC creates the firmware project for the IDE tool of your choice and creates the SoftConsole/IAR/Keil (per your choice) folder to store the projects.

Export hardware configuration and firmware drivers: This option is checked by default. Beginning in Libero SoC v11.7, the Export hardware configuration option exports register configuration files for MSS, FDDR and SERDES blocks instantiated in your design. CMSIS and other firmware drivers must be generated using the standalone Firmware Catalog executable. These options are available to support SoftConsole 4.0 flow.

Create software project including hardware configuration and firmware drivers

To enable you to manage your firmware project separately from Libero's automatically generated firmware data, the created software workspace contains two software projects:

hardware_platform - This project contains all the firmware and hardware abstraction layers that correspond to your hardware design. This project is configured as a library and is referenced by your application project. The content of this folder is overwritten every time you export your firmware project.

application - This project produces a program and results in the binary file. It links with the hardware_platform project. This folder does not get overwritten when you re-export your firmware. This is where you can write your own main.c and other application code, as well as add other user drivers and files. You can reference header (*.h) files of any hardware peripherals in the hardware_platform project – include paths are automatically set up for you.



To build your workspace, make sure you have both the hardware_platform and _application projects set to the same compile target (Release or Debug) and build both projects.

To open your exported firmware projects you must invoke your third-party development tool (SoftConsole, Keil or IAR) outside Libero SoC and point it to the exported firmware workspace.

Note: You must re-export firmware if you make any changes to your design

TCL Command

```
export_firmware \
-export_dir {D:\Designs\software_drivers} \
-create_project 1 \
-software_ide {Keil}
```

Version Supported

Libero SoC v11.7 and later supports the following versions of third-party development tools:

- SoftConsole v4.0
- SoftConsole v3.4
- IAR EWARM
- Keil



Running Libero SoC from your Software Tool Chain

When launched from your software toolchain, Libero SoC becomes solely an MSS configurator. This can be useful if you are responsible for the embedded code development for the SmartFusion device and are more comfortable in your existing software tool chain.

Any FPGA fabric development needs to be done using the regular Libero® SoC tool flow. Using the Libero SoC in the software toolchain mode only enables you to configure the SmartFusion Microcontroller Subsystem (MSS) and not the FPGA fabric.

The MSS Configurator can be integrated in any software development IDE that supports external tools. Configure your IDE to start the Libero SoC executable and use the parameters below to customize your interface. For SoftConsole, Keil and IAR the parameters are:

"PROJECT_LOCATION:<path>" //Project directory location, and the location of your generated MSS files. "DESIGN_NAME:<name>" //Name of your design.

"STARTED_BY:<tool>" //Identifies which tool invoked the MSS Configurator; can be SoftConsole, Keil, or IAR EWARM

See Also

Exporting Firmware and the Software IDE Workspace Software IDE Integration View/Configure Firmware Cores



Application Notes

Application notes are available for all Microsemi SoC devices. A full list of application notes is available at the <u>Microsemi SoC website</u>.

Application notes are organized by product or type. For example, you can view a full list of <u>application notes for</u> <u>SmartFusion</u>, or you can view a <u>list of application notes on Design Entry</u> that includes documents for all available families.

The following is a short list of popular application notes covering a range of applications and devices.

- <u>AC333: Connecting User Logic to the SmartFusion Microcontroller Subsystem App Note (design files</u> <u>required</u> - 23 MB) - Describes how to create AHB Lite or APB3 wrapper on custom logic and how to connect it to the MSS System via the Fabric Interface Controller.
- <u>AC225 Programming Antifuse Devices App Note</u> Provides an overview of the programming options available for the antifuse families.
- <u>AC362: SmartFusion cSoC: Programming FPGA Fabric and eNVM Using In-Application Programming</u> <u>Interface App Note (design files required</u> - 50 MB)
- <u>AC335: Building an APB3 Core for SmartFusion cSoC FPGAs App Note</u> (design files required 13 MB) -Describes how to create an APB3 wrapper interface for your logic or IP and connect it to the MSS via the Fabric Interface Controller.
- <u>AC265: Clock Generation and Distribution Design Example App Note (design files required</u> 1 MB) -Demonstrates the use of the IGLOO and ProASIC3 clock conditioning circuits and phase-locked loops (PLLs) to generate multiple clock signals with different phases and frequencies.



Tutorials and Training Modules

Software <u>tutorials</u>, <u>webcasts</u> and <u>online training modules</u> are available on the Microsemi website. See the website for a full list.

The following list is an example of the tutorials available. Training modules may require you to register to enter the Microsemi Training Portal. Registration is free.




Reference Topics, Menus and Dialog Boxes

Catalog

In the Libero SoC, from the View menu choose Windows > Catalog.

The Catalog displays a list of available cores, busses and macros (see image below).



No core selected

Figure 126 · Libero SoC Catalog

From the Catalog, you can create a component from the list of available cores, add a processor or peripheral, <u>add</u> <u>a bus interface to your SmartDesign component</u>, instantiate simulation cores or add a macro (Arithmetic, Basic Block, etc.) to your SmartDesign component.

Double-click a core to configure it and add it to your design. Configured cores are added to your list of Components/Modules in the Design Explorer.

Click the Simulation Mode checkbox to instantiate simulation cores in your <u>SmartDesign Testbench</u>. Simulation cores are basic cores that are useful for stimulus, such as driving clocks, resets, and pulses.

Viewing Cores in the Catalog

The font indicates the status of the core:

- Plain text In vault and available for use
- Asterisk after name (*) Newer version of the core (VLN) available for download
- Italics Core is available for download but not in your vault
- Strikethrough core is not valid for this version of Libero SoC

The colored icons indicate the license status. Blank means that the core is not license protected in any way. Colored icons mean that the core is license protected, with the following meanings:

Green Key - Fully licensed; supports the entire design flow.

Yellow Key - Has a limited or evaluation license only. Precompiled simulation libraries are provided, enabling the core to be instantiated and simulated within Libero SoC. Using the Evaluation version of the core it is possible to create and simulate the complete design in which the core is being included. The



design is not synthesizable (RTL code is not provided). No license feature in the license.dat file is needed to run the core in evaluation mode.You can purchase a license to generate an obfuscated or RTL netlist.

Yellow Key with Red Circle - License is protected; you are not licensed to use this core.

Right-click any item in the Catalog and choose Show Details for a short summary of the core specifications. Choose Open Documentation for more information on the Core. Right-click and choose Configure Core to open the core generator.

Click the Name column heading to sort the cores alphabetically.

You can filter the cores according to the data in the Name and Description fields. Type the data into the filter field to view the cores that match the filter. You may find it helpful to set the Display setting in the <u>Catalog Options</u> to **List cores alphabetically** when using the filters to search for cores. By default the filter contains a beginning and ending '*', so if you type 'controller' you get all cores with controller in the core name (case insensitive search) or in the core description. For example, to list all the Accumulator cores, in the filter field type:

accu

Catalog Options

Click the Options button (or the drop-down arrow next to it) to import a core, reload the Catalog, or modify the <u>Catalog Options</u>.

You may want to import a core from a file when:

- You do not have access to the internet and cannot download the core, or
- A core is not complete and has not been posted to the web (you have an evaluation core)

Manually Downloading MegaVaults and Individual CPZ files

When Libero is used in an environment without automatic access to Microsemi's online IP repositories via the Internet; see this article explaining how to download MegaVaults and individual CPZ files.

Catalog Options Dialog Box

The Catalog Options dialog box (as shown below) enables you to customize your <u>Catalog</u>. You can add a repository, set the location of your vault, and change the View Settings for the Catalog. To display this dialog box, click the Catalog Options button

🔇 Options		? ×
Vault/Repositories Settings Repositories Vault location View Settings Display Filters	www.actel-ip.com/repositories/SgCore www.actel-ip.com/repositories/DirectCore	Add Remove
		Defaults
Help	ок	Cancel

Figure 127 · Catalog Display Options Dialog Box

Vault/Repositories Settings

Repositories

A repository is a location on the web that contains cores that can be included in your design.

The Catalog Options dialog box enables you to specify which repositories you want to display in your Vault. The Vault displays a list of cores from all your repositories, and the <u>Catalog</u> displays all the cores in your Vault.



The default repository cannot be permanently deleted; it is restored each time you open the Manage Repositories dialog box.

Any cores stored in the repository are listed by name in your Vault and Catalog; repository cores displayed in your Catalog can be filtered like any other core.

Type in the address and click the **Add** button to add new repositories. Click the **Remove** button to remove a repository (and its contents) from your Vault and Catalog. Removing a repository from the list removes the repository contents from your Vault.

Vault location

Use this option to choose a new vault location on your local network. Enter the full domain pathname in the Select new vault location field. Use the format:

\\server\share

and the cores in your Vault will be listed in the Catalog.

Set ENV variable to set vault location - In addition to setting the vault location using the Catalog dialog box, you can set the vault location using the environment variable MSCC_IDE_VAULT_LOCATION. Setting the vault through the environment variable takes precedence over all other options to set vault location.

To set the vault location on Linux, type the following command:

setenv MSCC_IDE_VAULT_LOCATION /home/temp_dir

To set the vault location on Windows:

Add a new environment variable MSCC_IDE_VAULT_LOCATION in System Properties and specify your vault location.

Read only vault

In read only Mega Vault mode, you cannot download, add, or remove cores. However, you can configure and generate cores by creating a temporary extract location to extract the core. This temporary extract location can be set by setting the environment variable MSCC_IDE_VAULT_EXTRACT_LOCATION. By setting this environment variable, your configured cores are retained across sessions.

To set the extract location on Linux, type the following command:

setenv MSCC_IDE_VAULT_EXTRACT_LOCATION /home/vault_extract

To set the extract vault location on Windows:

Add a new environment variable MSCC_IDE_VAULT_EXTRACT_LOCATION in System Properties and specify your extract location.

If you do not specify the extract location, a temporary location will be created by Libero and it will be accessed only while the current session is active. If the session is no longer active, the temporary extract location will be cleaned up by Libero. If you specify the extract location, it will be available for any instance of libero on that machine, and it is your responsibility to clean up the extract location.

View Settings

Display

Group cores by function - Displays a list of cores, sorted by function. Click any function to expand the list and view specific cores.

List cores alphabetically - Displays an expanded list of all cores, sorted alphabetically. Double click a core to configure it. This view is often the best option if you are using the filters to customize your display.

Show core version - Shows/hides the core version.

Filters

Filter field - Type text in the Filter Field to display only cores that match the text in your filter. For example, to view cores that include 'sub' in the name, set the Filter Field to **Name** and type **sub**.

Display only latest version of a core - Shows/hides older versions of cores; this feature is useful if you are designing with an older family and wish to use an older core.



Show all local and remote cores - Displays all cores in your Catalog.

Show local cores only - Displays only the cores in your local vault in your Catalog; omits any remote cores.

Show remote cores that are not in my vault - Displays remote cores that have not been added to your vault in your Catalog.

Changing Device Information

Device and package information, device variations, and operating conditions are set when you import a netlist and compile a new design. However, you can change this information for existing designs.

To change device information for existing designs:

- 1. In the **Project** menu, choose **Project Settings**. The Project Settings dialog box opens.
- 2. Select your updated options, such as Die, Package, and Speed.
- 3. Click Close.

Refer to the Microsemi FPGA Data Book or call your local Microsemi Sales Representative for information about device, package, speed grade, variations, and operating conditions.

Compatible Die Change

When you change the device, some design information can be preserved depending on the type of change.

Changing Die Revisions

If you change the die from one technology to another, all information except timing is preserved. An example is changing an A1020A ($1.2\Box m$) to an A1020B ($1.0\Box m$) while keeping the package the same.

Device Change Only

Constraint and pin information is preserved, when possible. An example is changing an A1240A in a PL84 package to an A1280A in a PL84 package.

Repackager Function

When the package is changed (for the same device), the Repackager automatically attempts to preserve the existing pin and Layout information by mapping external pin names based on the physical bonding diagrams. This always works when changing from a smaller package to a larger package (or one of the same size). When changing to a smaller package, the Repackager determines if any of the currently assigned I/Os are mapped differently on the smaller package. If any of the I/Os are mapped differently, then the layout is invalidated and the unassigned pins identified.

Chip Planner and Floorplanning for SmartFusion2, IGLOO2, RTG4

The Chip Planner is a graphical interface tool that allows you to create regions, edit regions, and make logic assignments to these regions. It is a floorplanning tool used to improve the timing performance and routability of your design by providing maximum control over your design placement.

You can also cross-probe from SmartTime into Chip Planner to browse your design and investigate timing problems.

Use Chip Planner to:

- View macro assignments made during layout
- Assign, unassign, or move macros
- Lock macro assignments
- View net connections using a ratsnest or route view
- View architectural boundaries
- View and edit silicon features, such as I/O banks
- Create Regions and assign macros or nets to regions (floorplanning)
- View logic placement and net connections to investigate timing problems together with SmartTime's Cross-Probing feature



For more information, refer to the Chip Planner User Guide.

Importing Source Files – Copying Files Locally

Designer in Libero SoC cannot import files from outside your project without copying them to your local project folder. You may import source files from other locations, but they are always copied to your local folder. Designer in Libero SoC always audits the local file after you import; it does not audit the original file.

When the Project Manager asks you if you want to copy files "locally", it means 'copy the files to your local project folder'. If you do not wish to copy the files to your local project folder, you cannot import them. Your local project folder contains <u>files</u> related to your Libero SoC project.

Files copied to your local folders are copied directly into their relevant directory: netlists are copied to the *synthesis* folder; source files are copied to *hdl* folder and constraint files to *constraint* folder, etc. The files are also added to the Libero SoC project; they appear in the Files tab.

Core Manager

The Core Manager only lists cores that are in your current project. If any of the cores in your current project are not in your vault, you can use the Core Manager to download them all at once.

For example, if you download a sample project and open it, you may not have all the cores in your local vault. In this instance you can use the Core Manager to view and download them with one click. Click **Download All** to add any missing cores to your vault. To add any individual core, click the green download button.

To view the Core Manager, from the View menu choose Windows > Cores.

The column headings in the Core Manager are:

- Name Core name.
- Vendor Source of the core.
- Core Type Core type.
- Version Version of the core used in your project; it may be a later version than you have in your vault. If so, click **Download All** to download the latest version.

Deleting Files

Files can be deleted from the current project or from the disk.

To delete a file from the project:

- 1. Select the Files tab in the Design Explorer window.
- 2. Right-click the file and choose Delete from Project. The file remains on your disk.

To delete a file from your project and the disk:

- 1. Select the **Files** tab in the Design Explorer window.
- 2. **Right-click** the file and choose **Delete from Disk and Project**. The file is deleted from your disk and is no longer part of any project.

Design Hierarchy in the Design Explorer

The Design Hierarchy tab displays a hierarchical representation of the design based on the source files in the project. The software continuously analyzes and updates source files and updates the content. The Design Hierarchy tab (see figure below) displays the structure of the modules and components as they relate to each other.






Figure 128 · Design Hierarchy

You can change the display mode of the Design Hierarchy by selecting **Components** or **Modules** from the **Show** drop-down list. The components view displays the entire design hierarchy; the modules view displays only schematic and HDL modules.

The file name (the file that defines the block) appears next to the block name in parentheses.

To view the location of a component, right-click and choose **Properties**. The Properties dialog box displays the pathname, created date, and last modified date.

All integrated source editors are linked with the SoC software. If a source is modified and the modification changes the hierarchy of the design, the Design Hierarchy automatically updates to reflect the change.

If you want to update the Design Hierarchy, from the View menu, choose Refresh Design Hierarchy.

To open a component:

Double-click a component in the Design Hierarchy to open it. Depending on the block type and design state, several possible options are available from the right-click menu. You can <u>instantiate a component</u> from the Design Hierarchy to the Canvas in <u>SmartDesign</u>.

Icons in the Hierarchy indicate the type of component and the state, as shown in the table below.

lcon	Description
SD	SmartDesign component
<mark>i</mark> 50	SmartDesign component with HDL netlist not generated
IP	IP core was instantiated into SmartDesign but the HDL netlist has not been generated
1	Core
8	Error during core validation
<u>. • • • • • • • • • • • • • • • • • • •</u>	Updated core available for download
D.	HDL netlist

Table 13 · Design Hierarchy Icons

Design Menu - Libero SoC

Command	lcon	Function
Place and Route Q Runs the push-button flow for place and route.		Runs the push-button flow for place and route.
Reports		Creates and/or opens the Datasheet Reports for your project.



Command	lcon	Function
Design Summary		Generate a design summary for your project.

Designer in Libero SoC

Microsemi's Designer software is integrated with the Libero SoC Project Manager. The Designer interface opens only when you choose not to use the default settings in the <u>push-button design flow</u>.

To implement your design, click the Build button in the Libero SoC Design Flow window. If you wish to change the default settings for any element in the design flow, right-click the function and choose **Open Interactively**.

The following tools are available to run interactively:

SmartTime SmartPower NetlistViewer PinEditor

ChipPlanner

I/O Attribute Editor

Edit Core Definition - Ports and Parameters Dialog Box

This dialog box appears when you add a core you created with HDL+.

Click to select any Extracted Parameter and click the Delete button to remove it from the list. Extracted Parameters may be configured if you add the HDL+ core to the Canvas.

If you delete an Extracted Parameter and want to re-add it to the list click the **Re-extract ports and parameters** from HDL button.

Click Add/Edit bus interfaces to open the Edit Core Definition - Bus Interfaces dialog box.

Edit Core Definition - Ports and P	arameters	? >			
HDL: C:\Documents and Settings\farleyc\Desktop\farleyc_Actelprj\soc_10sp1_cc_hdl\hdl\MyAPB_Adder.v Module: MyAPB_Adder					
Extracted Ports	Extracted Parameters	×			
PCLK PRESETN PADDR[4:0] PSEL PWADTR[7:0] PWDATA[7:0] PWDATA[7:0] PWDATA[7:0] PREADV PSLVERR IN_4[15:0] RESULT[15:0] OVERFLOW	WIDTH SIZE APB_SIZE FIFO_ENABLE COUNTER_ENABLE				
	Re-extract ports and pa	rameters from HDL			
Help	Add/Edit bus interfaces OK	Cancel			

Figure 129 · Edit Core Definition - Ports and Parameters Dialog Box



Edit Menu - Libero SoC

Command	lcon	Shortcut	Function
Undo	ß	CTRL + Z	Reverses your last action
Redo	12	CTRL + Y	Reverses the action of your last Undo command
Find		CTRL + F	Displays the Find dialog box, which you use to locate instances, nets, ports, and regions
Find Next		F3	Finds the next occurrence of the text in the Find field

Timing Constraints - SmartFusion2, IGLOO2, RTG4

~

With SmartTime, you can perform complete timing analysis of your design to ensure that you meet all timing constraints and that your design operates at the desired speed with the right amount of margin across all operating conditions.

Timing Constraints

SmartTime supports a range of timing constraints to provide useful analysis and efficient timing-driven layout. SmartTime also includes a constraint checker that validates timing constraints.

. . .

Use the Smart I lime	Constraint Editor	to enter and edit	Timing Constraints.
-			

.

Constraints Editor for scenar				. M 🔊 🖓 🕅						
raints Editor for scenario Prima		idi y								
	_				-					
Constraints Requirements 		Synta	ах	Clock Name	Clock Source	Period (ns)	Frequency (MHz)	Dutycycle (%)	First Edge	0
ং Clock Generated Clor	1	Click here to ad	dd a constraint							
₹ Input Dela	2	٣	myclk		[get_ports { CLK }]	20.000	50.000	50.0000	rising 👻	1
Output Delay	-	1.								
Exceptions										
Max Delay										
NE DI										
Min Delay										
Multicycle										
Multicycle False Path										
Multicycle False Path Advanced Clock Source L Disable Timing										
Multicycle False Path Advanced Clock Source L										
Multicycle False Path Advanced Clock Source L Disable Timing										

Timing Constraints and Place and Route

Timing constraints impact analysis and place and route the same way. As a result, adding and editing your timing constraints in SmartTime is the best way to achieve optimum performance.

See Also

<u>SmartTime Constraint Scenario - SmartFusion2, IGLOO2, RTG4</u> <u>Constraints Editor Components</u>



Execute Script Dialog Box

You can use the Execute Script dialog box to run <u>Tcl scripts</u> from within Libero SoC. You do not need to have a design open to run a script.

Specify a script file, enter Arguments (if necessary), and click Run to execute.

💩 Execute 9	5cript		? ×
Script file:			
Arguments:			
🔽 Show scr	ript report		
Help		Run	Cancel

Figure 130 · Execute Script Dialog Box

Script file

Specify a script file. Browse to select a script file with a valid extension (*.tcl or *.dsf).

Arguments

Input your arguments for your script file (if necessary).

Export Script Dialog Box

The Export Script Files dialog box enables you to export Tcl script file, which is useful if you want to run Libero SoC in batch mode or run operations from the command line.

🖉 Export Script 🛛 📍 🗙					
Script file: {\daily_builds\rel10\pc\rel10_pc_Sep19_0725\bin\exported.tcl					
Include commands from current session only.					
Files name formatting					
Relative file names (relative to the script file location)					
Qualified file names (full path; including directory name)					
Help OK Cancel					

Figure 131 · Export Script Dialog Box

Script file

Specifies the location of the file you are about to save.

Include commands from current session only limits your commands to the current session. Deselect if you wish to include commands from other sessions.

File name formatting

Relative file names (relative to the script file location) truncates all the directories in the script with relative filenames. Select this option if you do not plan to move the script file.

Qualified file names (full path; including directory name) includes the full pathname for all the files and directories. Select this option if you want to move the file to a different directory.



File Menu - Libero SoC

Command	lcon	Shortcut	Sub-menu	Function
New			SmartDesign	Opens the appropriate New file dialog box and
			HDL	prompts you to enter a name and specify additional options (if necessary)
			<u>SmartDesign</u> <u>Testbench</u>	
			HDL Testbench	
			SDC (sdc)	
			Physical Design Constraint (PDC)	
			Simulation Script (do)	
Open				Opens the Open dialog box; enables you to select a file to open
Close <filename></filename>				Closes the current file; the Project Manager remains open
Save <filename></filename>		Ctrl + S		Saves the current file
Save <filename> As</filename>				Saves the current file as a different type (such as a TXT file)
Import Files				Opens the Import Files dialog box; enables you to import project files into the Project Manager. Types include HDL Source Files, HDL Stimulus Files, Blocks, I/O Constraint (PDC) Files, Timing Constraint files, and more.
Link Files			Create Link	Opens the Create Link dialog box; browse to select the file you wish to link. Linked files are added to the Design Explorer in the Modules defined in multiple files list.
			Create Link Folders	
			Change All Links	Opens the Change All Links dialog box; enables you to update/change all the links for the files in your project at once.
			Copy Linked Files to Project	Copies all linked files to your local project.
Export				Allows you to export I/O PDC, Floorplan PDC, Netlist, Back-Annotated Data, and Design Summary.
VHDL Library >			Add Library	Adds VHDL library to your Design Hieararchy
			Rename Library	Renames an existing VHDL library
			Remove Library	Removes an existing VHDL library from your project
Print Reports	1			Displays the Print dialog box (if available); allows you to print a report that contains project information and device details.



Files Tab and File Types

The Files tab displays all the files associated with your project, listed in the directories in which they appear.

Right-clicking a file in the Files tab provides a menu of available options specific to the file type. You can delete files from the project and the disk by selecting **Delete** from the right-click menu.

You can <u>instantiate a component</u> by dragging the component to a SmartDesign Canvas or by selecting **Instantiate in SmartDesign** from the right-click menu.

You can configure a component by double-clicking the component or by selecting **Open Component** from the right-click menu.

File Types

When you create a new project in the Libero SoC it automatically creates new directories and project files. Your project directory contains all of your 'local' project files. If you <u>import</u> files from outside your current project, the files must be <u>copied into your local project folder</u>. (The Project Manager enables you to manage your files as you import them.)

Depending on your project preferences and the version of Libero SoC you installed, the software creates directories for your project.

The top level directory (<project_name>) contains your PRJ file; only one PRJ file is enabled for each Libero SoC project.

component directory - Stores your SmartDesign components (SDB and CXF files) for your Libero SoC project. **constraint** directory - All your constraint files (SDC, PDC)

designer directory - ADB files (Microsemi Designer project files), *_ba.sdf, *_ba.v(hd), PRB (for Silicon Explorer), TCL (used to run designer), impl.prj_des (local project file relative to revision), designer.log (logfile)

Note: The Microsemi ADB file memory requirement is equivalent to 2x the size of the ADB file. If your computer does not have 2x the size of your ADB file's memory available, please make memory available on your hard drive.

hdl directory - all hdl sources. *.vhd if VHDL, *.v and *.h if Verilog, *.sv if SystemVerilog

simulation directory - meminit.dat, modelsim.ini files

smartgen directory - GEN files and LOG files from generated cores

stimulus directory - BTIM and VHD stimulus files

synthesis directory - *.edn, *_syn.prj (Synplify log file), *.psp (Precision project file), *.srr (Synplify logfile), precision.log (Precision logfile), *.tcl (used to run synthesis) and many other files generated by the tools (not managed by Libero SoC)

tooldata directory - includes the log file for your project with device details.

HDL Templates in Libero SoC

Use the templates in the Libero SoC Project Manager to create HDL.

To use the templates included with the Project Manager, from the View menu, choose Windows > HDL Templates. Find the template you want to use and double-click to add it to your HDL file.

Place the cursor where you want to add the template, browse the list of VHDL and Verilog templates, and doubleclick the template to add it to your design.

The VHDL and Verilog templates are useful if you want to modify your netlist but are unfamiliar with the language. The templates facilitate the writing of HDL files by inserting predefined language constructs.

To bring a non-standard template into Libero:

You can also save your own template files to reuse in other designs (for example, if you wanted to add the same header in all your files).

To import the file as a template:

1. Save the file to be used as a .vhd or .v file.



- 2. Click File -> Import -> Others.
- 3. Browse to the location of the file and choose HDL Templates (*.vhdl *.vhd *.v *.sv) for Files of type:.

Important Note: You must close the project, exit Libero, and reopen Libero and the project and to see your template under User Templates in Libero.

In the following example, test_temp.vhd has been saved as a VHDL User Template.

Libero - C:\temp\mysf2proj\mysf2proj.prjx*	. T. 2 months and and . down 2 4 8 8.
Project File Edit View Design Tools Help	
HDL Templates 문 ×	Reports & X StartPage X test_temp.vhd & X
VHDL Common constructs Language constructs for the testbench Advanced constructs Language constructs for synthesis User Templates test_temp Verilog	<pre></pre>

Help Menu - Libero SoC

The Help menu enables you to access the Libero SoC online help, reference manuals, check for updates, and view your license and version information.

Command	Function		
Help Topics	Opens the Libero Project Manager online help		
Reference Manuals	Opens the Libero SoC Documentation Catalog		
Microsemi Technical Support	Displays the Microsemi customer support web page in your default browser		
Microsemi SoC Web Site	Displays the Microsemi SoC page in your default browser		
Release Notes	Opens the Libero SoC Design Suite web page in your default browser		
Check for Software Updates	Checks for updates to the Libero Project Manager software		
License Details	Displays detailed license information for your version of Libero SoC		
About Libero	Displays version and release numbers for Libero SoC		

Importing Files

Anything that describes your design, or is needed to program the device, is a project source. These may include schematics, HDL files, simulation files, testbenches, etc. Import these source files directly into your .

To import a file:

- 1. From the File menu, choose Import Files.
- 2. In **Files of type**, choose the file type.
- 3. In Look in, navigate to the drive/folder where the file is located.
- 4. Select the file to import and click Open.

Note: You cannot import a Verilog File into a VHDL project and vice versa.



File Types for Import

File Type	File Extension
Behavioral and Structural VHDL; VHDL Package	*.vhd, *.vhdl
Design Block Core	*.gen
Verilog Include	*.h
Behavioral and Structural Verilog	*.v, *.sv
Netlist Verilog	*.vm
Stimulus	*.vhd, * .vhdl, *.v, *.sv
EDIF Netlist	*.edn
Memory file	*.mem
Components (Designer Blocks, Synplify DSP)	*.cxf

See Also

Project sources import_files



Import Files Dialog Box (Project Manager)

Use the Import Files dialog box to add new files to your project in the Libero SoC Project Manager.

You can import schematics, VHDL or Verilog source files, stimulus files, SDC, PDC, VCD, and SAIF files, cores, and even tool profiles (from other Libero SoC projects).

Browse to and select the file you wish to add and click Import, or click Cancel to return to the Project Manager.

🕑 Import Files					?	\times
Look in: D:\Workfiles_Release \	n: D:\Workfiles_Release Work\prep1_vhdl\prep1_vhd\hdl 🗾 3 0		0 0			
My Computer	prep1.vhd					
File name:	,				Open	1
Files of type: HDL Source Files (*.vhdl *.vhd *.v *.sv *.vm *.vh *.svh *.h)		•	Cance	el		
Library: work						_
Convert EDN To HDL						//

Look in

Specifies your current directory. Browse to find your file if it is not listed here. If you are in the correct directory and your file is not listed here, select the **File of type** extension to match it.

File name

Type the file name, or browse to its location and select it.

File of type

Specify the file type displayed in the dialog box.

Library

Specify the library file that you wish to import into your project. If a library file is not available it will be created and added to the library.

To access this dialog: from the File menu, choose Import Files.

License Details

To display information about your license:

From the **Help** menu, choose **License Details**. The software displays your complete license configuration, all Microsemi-installed software and versions, as well as your HostID and disk volume serial number.

Link Files

You can add or change links for individual files in your project, or change all the links in your files at once. To add a link to an individual file, right-click the file in the Files list and choose **Create Link From File**. Navigate to the file you wish to link to your project and click **Create Link**. The Project Manager adds the file to your Files list; a small link icon an indicates that the source file is not stored with the project.



If you have a single project file with a broken link ^{\$\$3}, right-click the file and choose **Change Link**. This opens the Change Link dialog box and enables you to specify a new file location.

You can update all the links in your project at once. This is useful when you are linking to shared network folders that may have been renamed or moved. To change links for your entire project, from the **File** menu, choose **Change All Links**. This opens the <u>Change All Links dialog box</u>. Enter (or browse) your old and new paths to update the links for your project.

Change All Links ×
Location of linked project files:
/soft/sqatest14/southard/sorting_network
Change all files:
sort_4.v
To new location:
Help Sancel

Figure 132 · Change All Links Dialog Box

To unlink all files and copy them to your local project, from the File menu choose Copy Linked Files To Project.

To unlink a specific file, right-click the file in the Files tab and choose **Unlink: copy file locally**. This copies the file to the directory in your project folder that corresponds to the file type.

You can also change/remove links from the Design Explorer; to do so, right-click the file in the **Design Explorer > Modules defined in multiple files** and choose **Change Link**.

Log Window

Colors and Symbols

The log window displays Messages, Errors, Warnings, and Information. Messages are represented by symbols and color-coded. The default colors are:

Туре	Color
Error	Red
Warning	Blue
Information	Black

The colors can be changed by using the Preferences dialog box.

Linked Messages

Error and warning messages that are dark blue and underlined are linked to online help to provide you with more details or helpful workarounds. Click them to open online help.



New Project Creation Wizard – Project Details

You can create a Libero SoC project using the New Project Creation Wizard. You can use the pages in the wizard to:

- Specify the project name and location
- Select the device family and parts
- Set the I/O standards
- Use System Builder or MSS in your design project
- Import HDL source files and/or design constraint files into your project

New Project		5 00			
Project Details Specify Project Details					
Project Details	Project Name:	ĩ			_
Device Selection	Project Location:	C:/bemp			Browse
Device Settings	Description:				
Design Template	Preferred HDL Type:				
Add HDL Sources					
Add Constraints					
Help				(KBack Next>)	rivish Cancel

Figure 133 · Libero SoC New Project Creation Wizard

Project

Project Name - Identifies your project name; do not use spaces or reserved Verilog or VHDL keywords. **Project Location** – Identifies your project location on disk.

Description – General information about your design and project. The information entered appears in your Datasheet Report View.

Preferred HDL type - Sets your HDL type: Verilog or VHDL. Libero-generated files (SmartDesigns, SmartGen cores, etc.) are created in your specified HDL type. Libero SoC supports mixed-HDL designs.

Enable Block Creation - Enables you to build blocks for your design. These blocks can be assembled in other designs, and may have already completed Layout and been optimized for timing and power performance for a specific Microsemi device. Once optimized, the same block or blocks can be used in multiple designs.

When you are finished, click Next to proceed to the Device Selection page.

See Also

New Project Creation Wizard - Device Selection New Project Creation Wizard – Device Settings New Project Creation Wizard – Design Template New Project Creation Wizard – Add HDL Source Files New Project Creation Wizard - Add Constraints



New Project Creation Wizard – Device Selection

The Device Selection page is where you specify the Microsemi device for your project. Use the filters and dropdown lists to refine your search for the right part to use for your design.

This page contains a table of all parts with associated FPGA resource details generated as a result of a value entered in a filter.

When a value is selected for a filter:

- The parts table is updated to reflect the result of the new filtered value.
- All other filters are updated, and only relevant items are available in the filter drop-down lists.

For example, when SmartFusion2 is selected in the Family filter:

- The parts table includes only SmartFusion2 parts.
- The Die filter includes only SmartFusion2 dies in the drop-down list for Die.

vice selection										
Select a part for your	project from the	e part numbe	er list					Select	ted part: M2S00	5-1F
	Part filter									
Project Details	Family:	SmartFusio	n2 🗘	Die:	All	\$	Package:	All	\$	
				_			-			
Device Selection	Speed:	All	\$	Core voltage:	All	\$	Range:	All	\$	
								Reset	filters	
Device Settings										
	Search par	rt:								
Design Template	Part Num	ber 🗸	4LUT	DFF	User I/Os	uSR/	M 1K	LSRAM 18K	Math (18x18)	PL
	M2S005-1	LFG484	6060	6060	209	11		10	11	2
	M2S005-1		6060	6060	209	11		10	11	2
Add HDL Sources	M2S005-1		6060	6060	84	11		10	11	2
Add HDL Sources	M2S005-1		6060	6060	84	11		10	11	2
	M2S005-1		6060	6060	161	11		10	11	2
	M2S005-1		6060	6060	161	11		10	11	2
Add Constraints	M2S005-1		6060	6060	171	11		10	11	2
	M2S005-1		6060	6060	171	11		10	11	2
	M2S005-F		6060	6060	209	11		10	11	2
7.5	M2S005-F		6060	6060	209	11		10	11	2
	M2S005S		6060	6060	209	11		10	11	2
	M2S005S	-1FG484I	6060	6060	209	11		10	11	2
				6060	209	11		10	11	2 -
ibero	M2S005S	-1FG484T2	6060	6060	205	11		10	11	20
		-1FG484T2	6060	6060	205			10		1

Figure 134 · New Project Creation Wizard - Device Selection Page

Family – Specify the Microsemi device family. Only devices belonging to the family are listed in the parts table. **Die / Package / Speed** - Set your device die, package, and speed grade, respectively. Only parts matching the filtering option are listed in the parts table.

Core Voltage - Set the core voltage for your device. Two numbers separated by a "~" are shown if a wide range voltage is supported. For example, 1.2~1.5 means that the device core voltage can vary between 1.2 and 1.5 volts.

Range - From the provided pick list, select the temperature range a device may encounter in your application. Junction temperature is a function of ambient temperature, air flow, and power consumption. Tools such as SmartTime, SmartPower, timing-driven layout, power-driven layout, the timing report, and back-annotated simulation are affected by operating conditions.

Supported ranges include:

- ALL All ranges.
- EXT (Extended)
- COM (Commercial)
- IND (Industrial)
- TGrade1 (Automotive)
- TGrade2 (Automotive)
- MIL (Military)



Note: Supported operating condition ranges vary according to your device and package. Refer to the device datasheet to find your recommended temperature range. The temperature range corresponding to the value selected from the pick list can also be found by checking <u>Project Settings</u> > Analysis operating conditions.

Reset Filters – Reset all filters to the default ALL option except **Family**.

Search Part – Enter a character-by-character search for parts. Search results appear in the parts table.

When Device Selection is completed, click on:

- Next to proceed to the <u>Device Settings</u> page OR
- Finish to complete New Project Creation. Depending on your chosen device, the <u>Constraint Flow Choice</u> <u>Dialog box</u> may pop-up enabling you to select either Classic Constraint Flow or Enhanced Constraint Flow for the project.

Note: Once the project has been created, many device settings can be modified in the <u>Project Settings</u> dialog box tabs for "Device selection", "Device Settings", and "Analysis operating conditions".

New Project Creation Wizard – Device Settings

The Device Settings page is where you set the Device I/O Technology, PLL Supply Voltage, Reserve pins for Probes and activate the System Controller Suspended Mode.

O New project	
Device settings Choose device settings	for your project Selected part: M2S150TS-1FC1152M
Project Details	I/O settings Default I/O technology: LVCMOS 2.5V Please use the I/O Editor to change individual I/O attributes.
Device Selection	Reserve pins for probes
Device Settings	Power supplies PLL supply voltage (V): 2.5
Design Template	Power on Reset delay : 100ms
Add HDL Sources	System controller suspended mode
Add Constraints	
Help	< Back Next > Finish Cancel

Figure 135 · New Project Creation Wizard – Device Settings Page

Default I/O Technology - Set all your I/Os to a default value. You can change the values for individual I/Os in the I/O Attribute Editor. The I/O Technology available is family-dependent.

Reserve Pins for Probes (SmartFusion2, IGLOO2 and RTG4) - Reserve your pins for probing if you intend to debug using SmartDebug.

Unused MSS I/O Resistor Pull (SmartFusion only)

Enable Single Event Transient mitigation (RTG4 only) - Controls the mitigation of Single Event Transient (SET) in the FPGA fabric. When this box is checked, SET filters are turned on globally to help mitigate radiation-induced transients. By default, this box is unchecked.

PLL Supply Voltage (V) (SmartFusion2, IGLOO2 only) - Set the voltage for the power supply that you plan to connect to all the PLLs in your design, such as MDDR, FDDR, SERDES, and FCCC.

Maximum Core Voltage Rail Ramp Up Time (SmartFusion2, IGLOO2 only) - Power-up management circuitry is designed into every SmartFusion2 and IGLOO2 SoC FPGA. These circuits ensure easy transition from the powered-off state to the powered-up state of the device. The SmartFusion2, IGLOO2, and RTG4 system controller is responsible for systematic power-on reset whenever the device is powered on or reset. All I/Os are



held in a high-impedance state by the system controller until all power supplies are at their required levels and the system controller has completed the reset sequence.

The power-on reset circuitry in SmartFusion2 and IGLOO2 devices requires the VDD and VPP supplies to ramp monotonically from 0 V to the minimum recommended operating voltage within a predefined time. There is no sequencing requirement on VDD and VPP. Four ramp rate options are available during design generation: 50 µs, 1 ms, 10 ms, and 100 ms. Each selection represents the maximum ramp rate to apply to VDD and VPP.

Device information (such as Die, Package and Speed) can be modified later in the Project Settings dialog box.

System Controller Suspended Mode (SmartFusion2, IGLOO2 only) - Enables designers to suspend operation of the System Controller. Enabling this bit instructs the System Controller to place itself in a reset state when the device is powered up. This effectively suspends all system services from being performed. For a list of system services, refer to the SmartFusion2 or IGLOO2 System Controller User's Guide for your device on the .

When Device Settings is completed, click on:

- Next to proceed to the next page. OR
- Finish to complete New Project Creation. Depending on your chosen device, the <u>Constraint Flow Choice</u> <u>Dialog box</u> may pop-up enabling you to select either Classic Constraint Flow or Enhanced Constraint Flow for the project.

Note: Once the project has been created, many device settings can be modified in the <u>Project Settings</u> dialog box tabs for "Device selection", "Device Settings", and "Analysis operating conditions".

New Project Creation Wizard – Design Template

The Design Template page is where you can use Libero SoC's built-in template to automate your design process. The template uses the System Builder tool for system-level design or the Microcontroller Subsystem (MSS) in your design. Both will speed up your design process.


Browse and run installed ap	pplications		Libero SoC Online Help NoIndex - Mo
0	New project		_ = ×
Design Template Choose a design templa	ate		Selected part: M2S005-1FG484
Project Details	Design templates and creators		
Device Selection	 Create a system builder based design Create a microcontroller(MSS) based design 		
Device Settings	Core SmartFusion2 Microcontroller Subsystem (MSS) SmartFusion2 Microcontroller Subsystem (MSS)	1.1.500 1.1.400	Version
Design Template			Show only latest version
Add HDL Sources	Design methodology Use standalone initialization for MDDR/FDDR/SERDE		
Add Constraints	✓ Instantiate SystemBuilder/MSS component in a Sm	artDesign on creation	
Help		< [Back Next > Finish Cancel

Figure 136 · New Project Creation Wizard – Design Template Page

None - Select if you do not want to use a design template.

Create a System Builder based design (SmartFusion2 and IGLOO2 only) – Use System Builder to generate your top-level design.

Create a Microcontroller (MSS) based design (SmartFusion2 and IGLOO2 only) – Instantiate a Microcontroller (MSS) in your design. The version of the MSS cores available in your vault is displayed. Select the version you desire.



Instantiate System Builder/MSS component in a SmartDesign on creation (SmartFusion2 and IGLOO2 only) - Un-check this box if you are using this project to create System Builder or MSS components and do not plan on using them in a SmartDesign based design. This is especially useful for design flows where the System Builder or MSS components are stitched in a design using HDL.

When Design Template is completed, click on:

- Next to proceed to the <u>Add HDL Sources</u> page OR
- Finish to complete New Project Creation. Depending on your chosen device, the <u>Constraint Flow Choice</u> <u>Dialog box</u> may pop-up enabling you to select either Classic Constraint Flow or Enhanced Constraint Flow for the project.

New Project Creation Wizard – Add HDL Source Files

The Add HDL Source Files page is where you add HDL design source files to your Libero SoC project. The HDL source files can be imported or linked to the Libero SoC Project.

New Project	2 2 2 2 2 2		
Add HDL Source Files Specify HDL files to import/in	nk to your project.		Selected Part: M2S150T-1FC1152M
Project Details	Import File Link File		Delete
T	File Type	File Name	File Location
Device Selection			
Device Settings			
Design Template			
Add HDL Sources			
Add Constraints			
Help		<80	dk Next > Finish Cancel

Figure 137 · New Project Creation Wizard - Add HDL Source Files Page

Import File – Navigate to the disk location of the HDL source. Select the HDL file and click **Open**. The HDL file is copied to the Libero Project in the <prj_folder>/hdl folder.

Link File – Navigate to the disk location of the HDL source. Select the HDL file and click **Open**. The HDL file is linked to the Libero Project. Use this option if the HDL source file is located and maintained outside of the Libero project.

Delete - Delete the selected HDL source file from your project. If the HDL source file is linked to the Libero project, the link will be removed.

When Add HDL Sources is completed, click on:

- Next to proceed to the <u>Add Constraints</u> page OR
- Finish to complete New Project Creation. Depending on your chosen device, the <u>Constraint Flow Choice</u> <u>Dialog box</u> may pop-up enabling you to select either Classic Constraint Flow or Enhanced Constraint Flow for the project.



New Project Creation Wizard - Add Constraints

The Add Constraints page is where you add Timing constraints and Physical Constraints files to your Libero SoC project. The constraints file can be imported or linked to the Libero SoC Project.

0	Ne	w project	_ = ×
Add constraints Specify constraint file	s for timing or physical constraints.		Selected part: M2S005-1FG484
Project Details	Import file Link file		Delete
Device Selection	File type	File name	File location
Device Settings			
Design Template			
Add HDL Sources			
Add Constraints			
Liberoo System-on-Chip			
Help		< <u>B</u> ac	k Next > Finish Cancel

Figure 138 · New Project Creation Wizard – Add Constraints Page

Import File – Navigate to the disk location of the constraints file. Select the constraints file and click **Open**. The constraints file is copied to the Libero Project in the <pri_folder>/constraint folder.

Link File – Navigate to the disk location of the constraints file. Select the constraints file and click **Open**. The constraints file is linked to the Libero Project. Use this option if the constraint file is located and maintained outside of the Libero project.

Delete - Remove the selected constraints file from your project. If the constraints file is linked to the Libero project, the link will be removed.

When Add Constraints is completed, click on:

• Finish to complete New Project Creation. Depending on your chosen device, the <u>Constraint Flow Choice</u> <u>Dialog box</u> may pop-up enabling you to select either Classic Constraint Flow or Enhanced Constraint Flow for the project.

The **Reports** tab displays the result of the New Project creation.

 Project Summary 	🔳 All 😣 0 Errors 🔥 0 Warnings 👔 0 Info	
Project Summary testproject_1112.log	Image 0 Brross 0 Warnings 0 Info Project Name: testproject_1112 Location: C:\temp\testproject_1112 Description: Preferred HDL Type: Verilog #	
	Speed : -1 Core Voltage : 1.2 Range : MIL	

Figure 139 · Reports Tab



New File Dialog Box

The New File dialog box opens when you choose to create any of the following new files:

- SmartDesign
- <u>SmartDesign Testbench</u> Use a SmartDesign to instantiate and connect stimulus cores or modules to drive your Root design.
- HDL
- <u>HDL Testbench</u> Creates a new HDL testbench in your project. You can use a testbench to apply stimulus, analyze results or to compare the results of two different simulations.
- <u>SDC</u> (sdc) SDC Timing Constraint File
- <u>I/O Constraint (PDC) File</u> I/O Constraint File
- Synplify Netlist Constraint (*.fdc) File Non-timing constraint file for Synplify
- Compile Netlist Constraint (*.ndc) File Non-timing constraint file for Compile
- Floorplan Constraint (PDC) File Floorplanning PDC Constraint File
- Simulation Script (do) Libero creates the "run.do" script by default and passes it to ModelSim to run the simulation. The user can create a customized *.do script (different from the default "run.do" script) and use the Project Settings (Project > Project Settings > Simulation Options > Do file > User Definded DO file) to pass it to ModelSim to run the simulation.


To create a new file:

- 1. From the **File** menu, choose **New File > New**.
- 2. Select the file type from the submenu.
- 3. Enter a name for the new file.
- 4. Set any additional options specific to the file type.
- 5. Click **OK** and then click **Save** to create the new file.

For SmartDesign or SmartDesign Testbench creation, Libero opens the SmartDesign canvas for you to create the design graphically. When the design or testbench is generated and saved, a Verilog or VHDL file is created to capture the design/testbench, and the file is added to the project location.

For HDL, HDL testbench, SDC, PDC, or Simulation *.do file creation, Libero opens the HDL Editor for you to create the file. When the file is saved, it is added to the Libero project.

File Type	File Extension	File Location	Opens/Editable with Libero Tool
HDL Design File	*.v (Verilog) *.vhd (VHDL)	<prj_folder>/hdl</prj_folder>	HDL Editor
HDL Testbench	*.v (Verilog) *.vhd (VHDL)	<prj_folder>/stimulus</prj_folder>	HDL Editor
SDC Timing Constraint File	*.sdc	<prj_folder>/constrai nts</prj_folder>	HDL Editor Constraint Editor
I/O PDC Constraint	*.pdc	<prj_folder>/constrai nts/io</prj_folder>	HDL Editor I/O Editor
Floorplan PDC Constraint	*.pdc	<prj_folder>/constrai nts/fp</prj_folder>	HDL Editor Chip Planner
Simulation scipt (Do)	*.do	<prj_folder>/simulatio n</prj_folder>	HDL Editor





Open Project Dialog Box

Use the Open Project dialog box to navigate to and open existing projects in the Project Manager. Browse to your project and click **Open**, or click **Cancel** to return to the Project Manager.

Open		? 🗙
Look in:	🔁 Actelprj 💽 🔶 🛗 📰 -	
My Recent Documents Desktop	 andgate AX_test_design example pa3e quickstart quickstart_62 r2-02 sample files sample_dsns sar47197 	
My Documents My Computer	Contest4 Contest_4 Contest_compile ContestVHDL_libsample	
My Network	File name:)pen
Places	Files of type: Libero Project Files (*.prj)	ancel

Look in

Specifies the directory that contains your project.

File name

Type the file name, or browse to its location and select it.

File of type

Specify the file type displayed in the dialog box.

To access this dialog: from the Project menu, select Open Project.

Opening your Libero SoC project

Libero SoC does not open your most recent project automatically. You can change your default startup preferences in the <u>Startup tab</u>.

To open a project in Libero SoC:

From the **File** menu, choose **Open Project** or **New Project**. If you create a new project the Project Manager opens the <u>New Project Creation Wizard</u>.

Tip: Recent saved projects are available from the Project menu. From the **Project** menu, choose **Recent Projects**, and then select the project to open.

You can open an existing project by double-clicking the *.prj file or dragging the *.prj file over the Libero SoC desktop icon.

See Also

open_project



Organize Constraint Files

The Organize Constraint Files dialog box enables you to set the constraint file and order in the Libero SoC. Click the **Use list of files organized by User** radio button to add or remove Associated Constraint files.

To specify the constraint file order:

- 1. In the Design Flow window under Implement Design, right-click **Compile** and choose **Organize Input Files** > **Organize Constraint Files**. The Organize Constraint Files dialog box appears.
- 2. Click the **Use list of files organized by User** radio button to Add/Remove source files for the selected tool.
- 3. Select a file and click the Add or Remove buttons as necessary. Use the Up and Down arrows to change the order.
- 4. Click **OK**.The files appear in the Design Flow window under **Implement Design > Compile > Constraints** with a green check mark to indicate that they are being used in the project.




Figure 140 · Organize Constraint Files Dialog Box

Organize Simulation Files Dialog Box

The Organize Simulation files dialog box enables you to set the constraint file order in Libero SoC. Click the **Use list of files organized by User** radio button to add or remove Associated Simulation files.

To specify the simulation file order:

- In the Design Flow window under Implement Design > Verify Post Layout Implementation, right-click Simulate and choose Organize Input Files > Organize Simulation Files. The Organize Simulation Files dialog box appears.
- 2. Click the Use list of files organized by User radio button to Add/Remove source files for the selected tool.
- 3. Select a file and click the Add or Remove buttons as necessary. Use the Up and Down arrows to change the order.
- 4. Click OK.



Organize Simulation files of alpha_proj2 for Simulation	nulate tool			? ×
Click to select a Simulation file in the project, and use the	e Add button to pass the file	to the tool.		
Use the Remove button to remove Simulation files.	uha mandakan Manadaan dar			
Use the Up/Down arrow buttons to specify the order of	the Simulation files when the	y're passed to the I	001.	
Use list of files organized by				
🔿 Libero (default list)				
G User				÷ +
Simulation files in the project	Origin		Associated Simulation files	Origin
			1 alpha_proj2.vhd	User
		Add →		
		Add -		
		Remove		
Help			_	OK Cancel

Figure 141 · Organize Simulation Files Dialog Box

Organize Source Files Dialog Box – Synthesis

The Organize Source Files dialog box enables you to set the source file order in the Libero SoC.

Click the Use list of files organized by User radio button to Add/Remove source files for the selected tool.

To specify the file order:

- 1. In the Design Flow window under Implement Design, right-click **Synthesize** and choose **Organize Input Files > Organize Source Files**. The Organize Source Files dialog box appears.
- 2. Click the Use list of files organized by User radio button to Add/Remove source files for the selected tool.
- 3. Select a file and click the Add or Remove buttons as necessary. Use the Up and Down arrows to change the order of the Associated Source files.
- 4. Click OK.

Organize Source files of alpha_proj2 for Synthe	size tool			? ×
Click to select a Source file in the project, and use the Ac Use the Remove button to remove Source files. Use the Up/Down arrow buttons to specify the order of t				
Use list of files organized by				
🔿 Libero (default list)				
G User				<u>+</u>
Source files in the project	Origin		Associated Source files	Origin
1 hdl_v10_1.v	User		1 custom_apb_peripheral.v	User
		Add 🗢		
		Remove		
Help		, ,		OK Cancel

Figure 142 · Organize Source Files Dialog Box

Organize Stimulus Files Dialog Box

The Organize Stimulus files dialog box enables you to set the stimulus file order in Libero SoC.

Click the Use list of files organized by User radio button to add or remove Associated Stimulus files.



To specify the stimulus file order:

- 1. In the Design Flow window under Create Design > Verify Pre-Synthesized Design, right-click **Simulate** and choose **Organize Input Files > Organize Stimulus Files**. The Organize Stimulus Files dialog box appears.
- 2. Click the Use list of files organized by User radio button to Add/Remove source files for the selected tool.
- 3. Select a file and click the Add or Remove buttons as necessary. Use the Up and Down arrows to change the order.
- 4. Click OK.

Organize Stimulus files of alpha_proj2 for Simu	late tool					? ×
Click to select a Stimulus file in the project, and use the A Use the Remove button to remove Stimulus files. Use the Up/Down arrow buttons to specify the order of to Use list of files organized by C Libero (default list)			ool.			
G User					,	¥
Stimulus files in the project	Origin		Γ	Associated Stimulus files	Origin	
1 hdl_v10_alpha.v	User		1	custom_apb_peripheral.v	User	
		Add 🔶	2	hdl_v10_1.v	User	
		Remove			-	
Help			1		ОК Са	ancel

Figure 143 · Organize Stimulus Files Dialog Box

Physical Synthesis and the Libero SoC

If you want to run physical synthesis on your design (such as with PALACE) you must run it manually. Automatic physical synthesis is not supported from within the Libero SoC.

User Preferences Dialog Box - General

O Preferences	
Software update Log window Startup Internet Access Text editor IP Cores Design Flow Proxy	To keep your software up-to-date, you can automatically check for available updates at startup. To manually check for updates, from the Help menu, choose Check for Software Updates. This feature requires an Internet connection. Automatically check for updates at startup Remind me to check for updates at startup Do not check for updates or remind me at startup Default
Help	OK Cancel



Use the Preferences dialog to customize the Libero SoC Project Manager.

To set your preferences:

- 1. From the **Project** menu, choose **Preferences**.
- 2. Specify your preferences.
 - Software update
 - Log window
 - <u>Startup</u> (File association)
 - Internet Access
 - <u>Text Editor</u>
 - IP Cores
 - Design Flow
 - <u>Proxy</u>
 - <u>PDF reader</u> (Linux only)
 - <u>Web browser</u> (Linux only)
- 3. Click OK.

Note: These preferences are stored on a per-user basis; they are not project specific.

Project Menu - Libero SoC

Command	Sub	Icon	Function
	- me nu		
New Project			Starts the New Project Wizard
Open Project		(1)	Opens the Open Project dialog box
Close <project name=""></project>			Closes the current active project; the Project Manager remains open
Save <project name=""></project>			Saves the current project
Save As <project name></project 			Saves the current project in a new directory; prompts you to enter a new project name
Archive Project			Creates an archive (*.zip file) of your existing project.
Project Settings			Opens the Project Settings dialog box, enables you to set your Device, HDL Type, Design Flow, Simulation and Simulation Library options.
Tool Profiles			Opens the Project Profile dialog box; enables you to specify locations for your third-party synthesis, stimulus, and simulation tools. Libero SoC includes tools for synthesis, stimulus, and simulation.
"Vault/Repositories Settings Dialog Box" on page 283			Opens the Vault/Repositories Settings dialog box; enables you to view/change the location of your vault and repositories.
Preferences			Opens the Preferences dialog box
Execute Script			Opens Execute Script dialog box; enables you to run Tcl script from the Project Manager



Command	Sub	lcon	Function			
	- me					
	nu					
Export Script File			Opens the Export Script dialog box; enables you to export a Tcl script			
Recent Projects			Opens list of recent projects.			
Exit			Closes Libero SoC			

Project Settings Dialog Box

The Project Settings dialog box enables you to modify your Device, HDL, and Design Flow settings and your Simulation Options. In Libero SoC, from the Project menu, click **Project Settings**.

The following figure shows an example of the Project Settings dialog box.

			Project setti	ngs						
Currently selected devi	ce is M2S0	05-1FG484								
Part filter	Part filter									
ions Part filter	Part hiter									
Family: SmartFus		Die:	All	Package	: All	\$				
Speed: All		Core voltage:	All	Range	: All	\$				
					Reset	filters				
Search part:										
Part Number	✓ 4LUT	DFF	User I/Os	uSRAM 1K	LSRAM 18K	Math (18x18)	PLLs and CCCs	Chin Globa		
M2S005-1FG484	6060	6060	209	11	10	11	2	8		
M25005-1FG484	6060	6060	209	11	10	11	2	8		
M2S005-1TQ144	6060	6060	84	11	10	11	2	8		
M2S005-1TQ144	6060	6060	84	11	10	11	2	8		
M2S005-1VF256	6060	6060	161	11	10	11	2	8		
M2S005-1VF256I	6060	6060	161	11	10	11	2	8		
M2S005-1VF400	6060	6060	171	11	10	11	2	8		
M2S005-1VF400I	6060	6060	171	11	10	11	2	8		
M2S005-FG484	6060	6060	209	11	10	11	2	8		
M2S005-FG484I	6060	6060	209	11	10	11	2	8		
M2S005S-1FG484	6060	6060	209	11	10	11	2	8		
M2S005S-1FG484I	6060	6060	209	11	10	11	2	8		
M2S005S-1FG484T2		6060	209	11	10	11	2	8		
M2S005S-1TQ144	6060	6060	84	11	10	11	2	8		
M2S005S-1TQ144I	6060	6060	84	11	10	11	2	8		
M250055-1TQ144T2		6060	84	11	10	11	2	8		
M2S005S-1VF256 M2S005S-1VF256I	6060 6060	6060 6060	161 161	11 11	10 10	11 11	2	8		
M2S005S-1VF256T2 M2S005S-1VF256T2		6060	161	11	10	11	2	8		
M2S005S-1VF25012	6060	6060	171	11	10	11	2	8		
M2S005S-1VF400	6060	6060	171	11	10	11	2	8		
M2S005S-1VF400T2		6060	171	11	10	11	2	8		
M2S005S-FG484	6060	6060	209	11	10	11	2	8		
M2S005S-FG484I	6060	6060	209	11	10	11	2	8		
M2S005S-TQ144	6060	6060	84	11	10	11	2	8		
M2S005S-TQ144I	6060	6060	84	11	10	11	2	8		
M2S005S-VF256	6060	6060	161	11	10	11	2	8		
M2S005S-VF256I	6060	6060	161	11	10	11	2	8		
M2S005S-VF400	6060	6060	171	11	10	11	2	8		
M2S005S-VF400I	6060	6060	171	11	10	11	2	8		
M2S005-TQ144	6060	6060	84	11	10	11	2	8		
M2S005-TQ144I	6060	6060	84	11	10	11	2	8		
M2S005-VF256	6060	6060	161	11	10	11	2	8 🔻		
								Þ		

Figure 144 · Project Settings Dialog Box

Device Selection

Sets the device Family, Die, and Package for your project. See the <u>New Project Creation Wizard - Device</u> <u>Selection</u> page for a detailed description of the options.



Device Settings

Reserve Pins for Probes (SmartFusion2, IGLOO2, and RTG4 only) - Reserve your pins for probing if you intend to debug using SmartDebug.

Default I/O Technology - Sets all your I/Os to a default value. You can change the values for individual I/Os in the I/O Attributes Editor.

Enable Single Event Transient mitigation (RTG4 only) - Controls the mitigation of Single Event Transient (SET) in the FPGA fabric. When this box is checked, SET filters are turned on globally (including URAM, LSRAM, MACC, I/O FF, Regular FF, DDR_IN, DDR_OUT) to help mitigate radiation-induced transients. By default, this box is unchecked.

PLL Supply Voltage (V) (SmartFusion2, IGLOO2 only) - Sets the voltage for the power supply that you plan to connect to all the PLLs in your design, such as MDDR, FDDR, SERDES, and FCCC. Select either 2.5V or 3.3V.

Note: This voltage setting must match the PLL analog supply voltage on the board to ensure that the PLL works properly

Power-on Reset Delay (SmartFusion2 and IGLOO2 only) - The power-on reset circuitry in the SmartFusion2 and IGLOO2 devices requires the VDD and VPP power supplies to ramp monotonically from 0 V to the minimum recommended operating voltage within a predefined time. Select one of four values for the predefined time: 50 us, 1 ms, 10 ms, and 100 ms.

System controller suspended mode - When enabled (usually for safety-critical applications), the System Controller is held in a reset state after the completion of device initialization. This state protects the device from unintended device programming or zeroization of the device due to SEUs (Single Event Upsets). In this mode, the System Controller cannot provide any system services such as Flash*Freeze service, cryptographic services or programming services.

Design Flow

See the Project Settings: Design flow topic for more information.

Analysis Operating Conditions (For SmartFusion2, IGLOO2, RTG4)

Sets the Operating Temperature Range, the Core Voltage Range, and Default I/O Voltage Range from the picklist's provided. Typical values are COM/IND/MIL; but others are sometimes defined.

Once the "Range" value is set, the Minimum/Typical/Maximum values for the selected range are displayed.

Radiation (krad) - For RTG4 only, enter the radiation value (in krads) for your device. Valid range is from 0 to 300.

These settings are propagated to Verify Timing, Verify Power, and Backannotated Netlist for you to perform Timing/Power Analysis.

Note: For SmartFusion, IGLOO, ProAsic3, and Fusion projects, The Temperature and Voltage Range tables are disabled. To perform Timing/Power analysis with different operating conditions, invoke Designer and make the operating condition settings in the Project Settings page.

Simulation Options and Simulation Libraries

Sets your simulation options. See the Project Settings: Simulation Options topic for more information.

Project Settings: Simulation - Options and Libraries

Using this dialog box, you can set change how Libero SoC handles Do files in simulation, import your own Do files, set simulation run time, and change the DUT name used in your simulation. You can also change your library mapping.

To access this dialog box, from the **Project** menu choose **Project Settings** and click to expand **Simulation options** or **Simulation libraries**.



For **Simulation options** click the option you wish to edit: **DO file**, **Waveforms**, **Vsim commands**, **Timescale**. For **Simulation libraries** click on the library you wish to change the path for.

Project settings		
Device selection Device settings Design flow Analysis operating conditions DO file Waveforms Visim commands Timescale Simulation libraries SmartFusion2	Use automatic DO file Simulation nurtime: TestBench module name: TestBench module name: Generative name: User defined DO file: DO command parameters:	Save Restore Defaults
Help		Close

Figure 145 · Project Settings: DO File

DO file

- Use automatic DO file Select if you want the Project Manager to automatically create a DO file that will enable you to simulate your design.
- Simulation Run Time Specify how long the simulation should run. If the value is 0, or if the field is empty, there will not be a run command included in the run.do file.
- **Testbench module name** Specify the name of your testbench entity name. Default is "testbench," the value used by WaveFormer Pro.
- **Top Level instance name** Default is <top_0>, the value used by WaveFormer Pro. The Project Manager replaces <top> with the actual top level macro when you run simulation (presynth/postsynth/postlayout).
- Generate VCD file Click the checkbox to generate a VCD file.
- VCD file name Specifies the name of your generated VCD file. The default is power.vcd; click power.vcd and type to change the name.
- User defined DO file Enter the DO file name or click the browse button to navigate to it.
- DO command parameters Text in this field is added to the DO command.

Waveforms

- Include DO file Including a DO file enables you to customize the set of signal waveforms that will be displayed in ModelSim.
- **Display waveforms for -** You can display signal waveforms for either the top-level testbench or for the design under test. If you select **top-level testbench** then Project Manager outputs the line 'add wave /testbench/*' in the DO file run.do. If you select **DUT** then Project Manager outputs the line 'add wave /testbench/DUT/*' in the run.do file.
- Log all signals in the design Saves and logs all signals during simulation.

Vsim Commands

- **SDF timing delays -** Select Minimum (Min), Typical (Typ), or Maximum (Max) timing delays in the backannotated SDF file.
- Disable Pulse Filtering during SDF-based Simulations When the check box is enabled the +pulse_int_e/1 +pulse_int_r/1 +transport_int_delays switch is included with the vsim command for postlayout simulations; the checkbox is disabled by default.



• **Resolution** - The default is family specific (review the dialog box for your default setting), but you can customize it to fit your needs. Some custom simulation resolutions may not work with your simulation library. For example, simulation resolutions above 1 ps will cause errors if you are using ProASIC3 devices (the simulation errors out because of an infinite zero-delay loop). Consult your simulation help for more information on how to work with your simulation library and detect infinite zero-delay loops caused by high resolution values.

Family	Default Resolution
ProASIC3	1 ps
IGLOO	1 ps
SmartFusion and Fusion	1 ps
SmartFusion2	1 fs
IGLOO2	1 ps
RTG4	1 ps

- Additional options Text entered in this field is added to the vsim command.
 - SRAM ECC Simulation (RTG4) -Two options can be added to specify the simulated error and correction probabilities of all ECC SRAMs in the design.
 - -gERROR_PROBABILITY=<value>, where 0 <= value <= 1
 - -gCORRECTION_PROBABILITY=<value>, where 0 <= value <= 1
 - During Simulation, the SB_CORRECT and DB_DETECT flags on each SRAM block will be raised based on generated random numbers being below the specified <value>s.

Timescale

- **TimeUnit** Enter a value and select s, ms, us, ns, ps, or fs from the pull-down list, which is the time base for each unit. The default setting is ns.
- Precision Enter a value and select s, ms, us, ns, ps, or fs from the pull-down list. The default setting is ps.

Simulation Libraries

- **Restore Defaults-** Sets the library path to default from your Libero SoC installation.
- **Library path** Enables you to change the mapping for your simulation library (both Verilog and VHDL). Type the pathname or click the Browse button to navigate to your library directory.

Project Sources

Project sources are any design files that make up your design. These can include schematics, HDL files, simulation files, testbenches, etc. Anything that describes your design or is needed to program the device is a project source.

Source files appear in the Project Flow window. The <u>Design Hierarchy</u> tab displays the structure of the design modules as they relate to each other, while the <u>Files</u> tab displays all the files that make up the project.

The design description for a project is contained within the following types of sources:

- Schematics
- HDL Files (VHDL or Verilog)
- SmartDesign components

One source file in the project is the top-level source for the design. The top-level source defines the inputs and outputs that will be mapped into the devices, and references the logic descriptions contained in lower-level



sources. The referencing of another source is called an *instantiation*. Lower-level sources can also instantiate sources to build as many levels of logic as necessary to describe your design.

File Linking

The Project Manager enables you to link to files not managed in your Libero project. Linked files are useful if you want to preserve a file in an archive, or if more than one person is using a file and it is impractical to store it on your local machine. If you link to external files and rename your project, the Project Manager asks if you want to copy the external files into your project or continue using the link. Note that some files (such as schematics) cannot be linked.

Some project sources can be imported.

Sources for your project can include:

Source	File Extension
Schematic	*.1-9
Verilog Module	*.V
VHDL Entity	*.vhd
SmartDesign Component	*.vhd
Testbench	*.vhd
Stimulus	*.tim
Programming Files	*.afm; *.prb

See Also

<u>Creating HDL Sources</u> <u>Generating a Bitstream file</u> <u>Generating Programming files</u>

Reserved Microsemi Keywords

See the online help for a complete list of reserved Microsemi keywords.

Right-Click (Shortcut) Menu Options in Libero SoC Design Hierarchy

Right-click menu options vary depending on your design state.

The option in bold the right-click menu is the action performed when you double-click the tool. For example, if you expand Implement Design and right-click **Synthesize**, Run is bold, indicating that it is the default action when you double-click the tool in the Design Hierarchy.

- Run Runs the current tool. If any predecessor tools are required to be in the PASSED state, then they will be run as well.
- Clean and Run All- Clean all predecessor tools (deletes Report and output files) and run up to this tool.
- Clean Delete report and output files of this tool. Subsequent tools become OUT OF DATE.
- **Open Interactively** Open the tool to set/change the tool options.
- Update and Run -- Available if a tool is in the OUT OF DATE state; it cleans all predecessor tools that are in the OUT OF DATE state and runs up to this tool.
- Run Synthesize > Compile > Place and Route > Verify Timing > Generate Programming Data > Program Device Enables you to bypass the Fabric portion of the design flow.

For example, in SmartFusion you can go directly from MSS configuration to Program Device by just using the .EFC file. For users who are not using any of the FPGA fabric, this is useful because you can skip the entire FPGA flow. In that instance you can select Run MSS Configurator > Program Device.



- Organize Input Files Enables you to customize which project files are used by the tool.
- Import Files Shortcut to import files that are relevant to that tool. For example, the relevant files for the Compile tool are PDC and SDC files, so the dialog is pre-filtered to only allow importing of those types
- Edit Profile Shortcut to open the <u>Tool Profiles</u> dialog box.
- View Report Opens the report of that tool in the Reports view.
- Configure Options- Opens the Libero SoC tool options specific to that tool.

Save Project As Dialog Box

The Save Project As dialog box enables you to save your entire project with a new name and location. Enter the name and location for your modified project and click OK to continue.

💩 Save Project As		? 🗙
Archive(.zip)		
Project name:		
Project location:		
C:\Documents and Settings\user\De	esktop	
Content		
Copy links locally		
Files:	All	~
Help	OK Can	el .

Figure 146 · Save Project As Dialog Box

Archive (*.zip) - Creates a ZIP file of your project and saves it at the specified location. This is useful if you want to create a quick zip of your project.

Project Name

Type the project name for your modified project.

Project Location

Accept the default location or **Browse** to the new location where you can save and store your project. All files for your project are saved in this directory.

Content

Copy Links locally - Select this checkbox to copy the links from your current project into your new project. If you do not select this checkbox, the links will not be copied and you must add them manually.

Files

- All Includes all your project and source files; the state of the project is retained.
- Project files only Copies only the project-related information required to retain the state of the project.
- Source files only Copies all the source files into the specified location. This means the configuration of all the tools in the tool chain is retained but the states are not. Source files means constraint information and component information available in the component, hdl and smartgen directories.



Files are saved as shown in the table below.

Folder Name	Files							
	All	Project	Source					
component	All Files	All Files	All Files					
constraint	All Files	All Files	All Files					
hdl	All Files	All Files	All Files					
stimulus	All Files	All Files	All Files					
smartgen	All Files	All Files	All Files					
firmware	All Files	All Files	All Files					
CoreConsole	All Files	All Files	All Files					
SoftConsole/Keil/IAR	All Files	All Files	All Files					
Phy_Synthesis	All Files	All Files	Not Copied					
simulation	All Files	*.ini, *.bfm, *.do., *.vec	*.ini, *.bfm, *.do., *.vec					
synthesis	All Files	*.edn, *.sdc, *.so, *.prj, *.srr, *.v, run_options.txt, synplify.log	*.prj files					
Designer/impl1	All Files	All Files	*.ide_des files					
Designer/ <root></root>	All Files	All Files	Not Copied					
tooldata	All Files	All Files	All Files					

To access this dialog, from the Project menu, choose Save Project As.

Saving Files

Files and projects are saved when you close them.

To save an active file:

• From the Project menu, choose Save or Save As.

• Click the **Save** button in the toolbar.

Script Export Options Dialog Box

If you export a Tcl script in the Project Manager, the Script Export Options dialog box appears.





Figure 147 · Script Export Options Dialog Box

Include commands from current project only - Select this option if you want to include all the commands from your current project.

Filename Formatting - Choose Relative filenames if you do not intend to move the Tcl script from the saved location, or Qualified filenames if you plan to move the Tcl script on your machine.

Search in Libero SoC

Search options vary depending on your search type.

To find a file:

- 1. Use CTRL + F to open the Search window.
- 2. Enter the name or part of name of the object you wish to find in the Find field. '*' indicates a wildcard, and [**] indicates a range, such as if you search for a1, a2, ... a5 with the string a[1-5].
- 3. Set the Options for your search (see below for list); options vary depending on your search type.
- Click Find All (or Next if searching Text). Searching an open text file, Log window or Reports highlights search results in the file itself. All other results appear in the Search Results window (as shown in the figure below).

Match case: Select to search for case-sensitive occurrences of a word or phrase. This limits the search so it only locates text that matches the upper- and lowercase characters you enter.

Match whole word: Select to match the whole word only.

rch F	Results	8)
t	1 2	
•	MSS_RESET_N Net	

Figure 148 · Search Results



Current Open SmartDesign

Searches your open SmartDesign, returns results in the Search window.

Type: Choose Instance, Net or Pin to narrow your search.

Query: Query options vary according to Type.

Туре	Query Option	Function
Instance	Get Pins	Search restricted to all pins
	Get Nets	Search restricted to all nets
	Get Unconnected Pins	Search restricted to all unconnected pins
Net	Get Instances	Searches all instances
	Get Pins	Search restricted to all pins
Pin	Get Connected Pins	Search restricted to all connected pins
	Get Associated Net	Search restricted to associated nets
	Get All Unconnected Pins	Search restricted to all unconnected pins

Current Open Text Editor

Searches the open text file. If you have more than one text file open you must place the cursor in it and click CTRL + F to search it.

Find All: Highlights all finds in the text file.

Next: Proceed to next instance of found text.

Previous: Proceed to previous instance of found text.

Replace with: Replaces the text you searched with the contents of the field.

Replace: Replaces a single instance.

Replace All: Replaces all instances of the found text with the contents of the field.

Design Hierarchy

Searches your Design Hierarchy; results appear in the Search window. **Find All**: Displays all finds in the Search window.

Stimulus Hierarchy

Searches your Stimulus Hierarchy; results appear in the Search window. **Find All**: Displays all finds in the Search window.

Log Window

Searches your Log window; results are highlighted in the Log window - they do not appear in the Search Results window.

Find All: Highlights all finds in the Log window.

Next: Proceed to next instance of found text.

Previous: Proceed to previous instance of found text.



Reports

Searches your Reports; returns results in the Reports window. **Find All**: Highlights all finds in the Reports window. **Next**: Proceed to next instance of found text. **Previous**: Proceed to previous instance of found text.

Files

Searches your local project file names for the text in the Search field; returns results in the Search window. **Find All**: Lists all search results in the Search window.

Files on disk

Searches the files' content in the specified directory and subdirectories for the text in the Search field; returns results in the Search window.

Find All: Lists all finds in the Search window.

File type: Select a file type to limit your search to specific file extensions, or choose *.* to search all file types.

Select a Workspace Dialog Box

This dialog box enables you to choose which processor you want to open when you have two or more processors in your design.

It is only available if you have two or more processors and double-click **Develop Firmware > Write Application Code**.




Figure 149 · Select a Workspace Dialog Box



SmartTime Reference Topics

Creating a Clock Constraint

To create a clock constraint:

1. In Designer, click the **Timing Constraints Editor** icon to start SmartTime and open the SmartTime Constraints Editor (as shown in the figure below).

😏 Constraints Editor										(
⊡ Constraints	Syntax	Clock Name	Clock Source	Period F (ns)	requency (MHz)	Dutycycle (%)	First Edge	Offset (ns)	Waveform	File C	omments
Requirements Clock	Click here	to add a const	raint		(()			
Generated Clock											
Input Delay											
Output Delay											
Exceptions											
Max Delay Min Delay											
Militoyole											
False Path											
🖻 Advanced											
Clock Source Latency											
Disable Timing											
Clock Uncertainty											

Figure 150 · SmartTime Constraints Editor

2. Add a clock constraint by clicking the **New Clock Constraint** icon in the SmartTime toolbar. The <u>Create Clock Constraint</u> dialog box appears (as shown below).

Create Clock Constraint	X
Clock Sources:	MHz
Help OK Cancel	

Figure 151 · Create Clock Constraint Dialog Box

- 3. Select the **Clock** pin from the pull-down menu in the **Clock source** field, or click the **Browse** button to open the **Choose the Clock Source Pin** dialog box, select the **Clock** pin and click **OK**.
- 4. Modify the Clock Name. The name of the first clock source is provided as default.
- 5. Type **100** in the **Period** field of the **Create Clock Constraint** box and accept all other default values. Click **OK** to close the dialog box.



Create Clock Constraint
Clock Sources: Clock
Clock Name: my_clock
T(zero)
Period: 100 ns or Frequency: 10.000 MHz
Coffset: Duty cycle: O.000 ns 50.0000 %
Comment:
my_clock
Help OK Cancel

Figure 152 · Create Clock Constraint Dialog Box With Values

The clock constraint appears in the SmartTime Constraints Editor (as shown in the figure below).

😏 Constraints Editor												
⊡ Constraints ⊡ Requirements		Syntax	Clock Name	Clock Source	Period (ns)	Frequency (MHz)	Dutycycle (%)	First Edge	Offset (ns)	Waveform	File	Comments
		Click here	e to add a consi	traint								
Generated Clock	1	٣	my_clock	CLK	100.00	10.000	50.000	rising	0.000	0 50	GUI	
Input Delay												
Output Delay												
Exceptions Max Delay												
Max Delay												
Multicycle												
False Path												
Advanced												
Clock Source Latency												
 Disable Timing Clock Uncertainty 												
Liber Uncertainty												
	ļ											

Figure 153 · SmartTime Constraints Editor with Clock Constraint

Continue to add an input delay constraint.

Analyzing Your Design

The timing engine uses the following priorities when analyzing paths and calculating slack:

- 1. False path
- 2. Max/Min delay
- 3. Multi-cycle path
- 4. Clock

If multiple constraints of the same priority apply to a path, the timing engine uses the tightest constraint. You can perform two types of timing analysis: Maximum Delay Analysis and Minimum Delay Analysis.

To perform the basic timing analysis:

- 1. Open the Timing Analysis View using one of the following methods:
 - In the Design Flow window, click the Timing Analyzer icon to display the SmartTime Timing Analyzer.
 - From the SmartTime Tools menu, choose Timing Analyzer > Maximum Delay Analysis or Minimum Delay Analysis.
 - Click the icon for Maximum Delay Analysis or the icon for Minimum Delay Analysis from the SmartTime window.



Note: When you open the Timing Analyzer from Designer, the Maximum Delay Analysis window is displayed by default.

2	Maximum Delay Analysis Vie	w							
	Image: Summary ▲ Image: State of the	Family: PA Die: APA Package: 256	R006_V102 450 FBGA on verified	Max Operating G Min Operating C Voltage: Temperature: Speed Grade:		WORST BEST IND -40 25 125 STD			
	External Recovery	Name	Period (ns)	Frequency (MHz)	Required Period (ns)	Required Frequency (MHz)	External Setup (ns)		
	🖻 🗙 碗 PLL CLK IN 🖃	CLK8M	49.269	20.297	120.000	8.333	19.999		10.787
	• • • • • • • • • • • • • • • • • • •	PLL_CLK_IN	17.466	57.254	15.000	66.667	7.419	-0.025	13.309
-		U_CLK_DIV2/CLK32 M:Q	2 19.894	50.266	20.000	50.000	20.223	-0.118	9.820
# of paths	Select a set of paths to see here its slack distribution.	I/O Details: Name Min Input to Output 2.30		fax Delay (ns) 7.834					>
	slack distribution (ns)								

Figure 154 · Maximum Delay Analysis View

- 2. In the Domain Browser, select the clock domain. Clock domains with a *→* indicate that the timing requirements in these domains were met. Clock domains with an x indicate that there are violations within these domains. The Paths List displays the timing paths sorted by slack. The path with the lowest slack (biggest violation) is at the top of the list.
- 3. Select the path to view. The Path Details below the Paths List displays detailed information on how the slack was computed by detailing the arrival time and required time calculation. When a path is violated, the slack is negative and is displayed in red color.
- 4. Double-click the path to display a separate view that includes the path details and schematic.
 - Note: In cases where the minimum pulse width of one element on the critical path limits the maximum frequency for the clock, SmartTime displays an icon for the clock name in the Summary List. Click on the icon to display the name of the pin that limits the clock frequency.
- 5. Repeat the above steps as required.

Viewing Register-to-Register Paths

To view register to register paths:

- 1. Click the + next to Clock to expand the clock domain in the Domain Browser and display the Register to Register, External Setup, and Clock to output path sets.
- Click Register to Register to display the register to register paths in the Paths List. It displays a list of register-to-register paths at the top of the Path List and detailed timing analysis for the selected path in the Path Details. Note that all the slack values are positive, indicating that no setup time violations exist (as shown in the figure below).



2	Aaximum Delay Analysis Vi	ew									
	2	Fro	m *			То	*				
	1AX 중 Summary						App	ly Filter	Store Filter	Rese	t Filter
	⊡-@ Clock		Source Pin		Sink Pin	Delay (ns)	Slack (ns)	Arrival (ns)	Required (ns)	Setup (ns)	Min 🔺 Peri
	Register to Regis	1	gaux[0]:CLK	qaux[7		7.003		8.846		0.766	
	External Setup	2	qaux[9]:CLK	qaux[1		7.016		8.850		0.766	
	Clock to Output	3	qaux[5]:CLK	qaux[1		6.878		8.721		0.766	
	Register to Asynchro	4	qaux[3]:CLK	qaux[1		6.800		8.666		0.766	_
	External Recovery	5	qaux[2]:CLK	qaux[1		6.674		8.542		0.766	
	Asynchronous to Re	6	qaux[8]:CLK	qaux[1		6.621		8.469 8.432		0.766	
		Ľ–	qaux[9]:CLK	qaux[1	•	6.598		8.432		0.766	<u>×</u>
		<									>
Í			Details for path From: qaux[0]:CLK To: qaux[7]:D								^
			Pin Name		Туре		Net N	lame	C	ell Name	0p [=
ø											
ŧ	This set has no slack		data required time								
of paths	for any of its paths.		data arrival time							•	·
Ŧ.			slack								
			Data arrival time calcul	ation							
			Clock								
		<u> </u>	Clock		Clock source						+
		<u> </u>	Clock_pad:PAD		net	Clock			40		+
	slack distribution (ns)	<u> </u>	Clock_pad:GL		cell				AD	LIB:GL33	+ ~
		<									>

Figure 155 · SmartTime Register to Register Paths List

3. Double-click a path row to open the **Expanded Path View** (see figure below). The top of the view shows a calculation of the required and arrival times. A schematic of the path is shown at the bottom of the view.




Figure 156 · SmartTime Expanded Paths View

Tip: Right-click and drag the mouse to zoom in or out in the schematic window.

Close the Expanded Paths View.



Editable Constraints Grid

The Constraints Editor allows you to add, edit and delete constraints directly from the Constraints Editor View.

ntax Clock Name k here to add a const		Period Fre (ns)	equency Du (MHz)	ıtycycle First (%) Edge	Offset (ns)	Waveform F	ile Comment
k here to add a const	traint	<u>, (iis) , (</u>	<u>[mii2]</u>	<u>(%) Luge</u>	<u>; (ns) (</u>]_	
	uani						

Figure 157 · Constraints Editor View

To add a new constraint:

- 1. Select a constraint type from the constraint browser.
- 2. Enter the constraint values in the first row and click **OK**. Click **Save**.
- 3. The new constraint is added to the Constraint List. The green syntax flag indicates that the syntax check on the constraint was successful.

To edit a constraint:

- 1. Select a constraint type from the constraint browser.
- 2. Select the constraint, edit the values and click **Save**. The green syntax flag indicates that the syntax check for the constraint was successful.

To delete a constraint:

- 1. Select a constraint type from the constraint browser.
- 2. Select the constraint you want to delete and from the right-click menu, choose Delete Constraint.

Specifying Clock Constraints

Specifying <u>clock</u> constraints is the most effective way to constrain and verify the timing behavior of a sequential design. Use clock constraints to meet your performance goals.

To specify a clock constraint:

- 1. Add the constraint in the <u>editable constraints grid</u> or open the <u>Create Clock Constraint</u> dialog box using one of the following methods:
 - From the Actions menu, choose Constraints > Clock.
 - Click the icon.
 - Right-click the **Clock** in the Constraint Browser.
 - Double-click any field in the Generated Clock Constraints grid.

The Create Clock Constraint dialog box appears (as shown below).



Create Clock Constraint
Clock Sources:
Clock Name:
T(zero)
Period: ns or Frequency: MHz
Coffset: ▶ Duty cycle: ▶ 0.000 ns 50.0000 %
Comment:
Help OK Cancel

Figure 158 · Create Clock Constraint Dialog Box

- 2. Select the pin to use as the clock source. You can click the **Browse** button to display the <u>Select Source</u> <u>Pins for Clock Constraint</u> dialog box (as shown below).
 - Note: Do not select a source pin when you specify a virtual clock. Virtual clocks can be used to define a clock outside the FPGA that it is used to synchronize I/Os.

Use the **Choose the Clock Source Pin** dialog box to display a list of source pins from which you can choose. By default, it displays the explicit clock sources of the design. To choose other pins in the design as clock source pins, select **Filter available objects - Pin Type** as **Explicit clocks**, **Potential clocks**, **Input ports**, **All Pins**, **All Nets**, **Pins on clock network**, or **Nets in clock network**. To display a subset of the displayed clock source pins, you can create and apply a filter.

Multiple source pins can be specified for the same clock when a single clock is entering the FPGA using multiple inputs with different delays.

Click **OK** to save these dialog box settings.

- 3. Specify the **Period** in nanoseconds (ns) or **Frequency** in megahertz (MHz).
- 4. Modify the Clock Name. The name of the first clock source is provided as default.
- 5. Modify the Duty cycle, if needed.
- 6. Modify the **Offset** of the clock, if needed.
- 7. Modify the first edge direction of the clock, if needed.
- 7. Click OK. The new constraint appears in the Constraints List.
 - Note: When you choose File > Commit, SmartTime saves the newly created constraint in the database.

😏 Constraints Editor												
Constraints		Syntax	Clock Name	Clock Source	Period (ns)	Frequency (MHz)	Dutycycle (%)	First Edge	Offset (ns)	Waveform	File	Comments
Clock		Click here	e to add a cons	traint								
Generated Clock	1	٣	my_clock	CLK	100.00	10.000	50.000	rising	0.000	0 50	GUI	
 Input Delay Dutput Delay Exceptions Max Delay Multicycle False Path Clock Source Latency Disable Timing Clock Uncertainty 												

Figure 159 · SmartTime Timing Constraint View

See Also

Clock definition




Create a clock Create clock constraint dialog box

Understanding Explicit Clocks

Explicit clocks are pins or ports connected to the clock pin of one or more sequential component, and where each clock is one of the following:

- The output of a PLL
- An input port that does not get gated between the source and the clock pins it drives
- The output pin of a sequential element that does not get gated between the source and the clock pins it drives
- Any pin or port on which a clock constraint was specified

By default, SmartTime displays domains with explicit clocks in the Timing Analysis View. You can browse these domains in the Domain Browser of the Timing Analysis View.




See Also

Choose the Clock Source Dialog Box Using Clock Types Understanding Potential Clocks Understanding Clock Networks

Understanding Potential Clocks

Potential clocks are the clock sources that could be either enabled sources or clock sources. This type of clock is generally associated with the use of gated clocks. When associated with gated clocks, SmartTime cannot differentiate between the enabled sources and clock sources. Both sources appear in the potential clocks list and not the explicit clocks list.







See Also

Choose the Clock Source Dialog Box Using Clock Types Understanding Explicit Clocks Understanding Clock Networks

Understanding Clock Networks

Clock networks are internal clock network pins used as a clock source. With this network type, you can set the clock constraint on any pin in the clock network. You may want to do this to eliminate clock network pessimism by short-cutting a reconvergent combinational logic on the clock network (as shown below). Clock network pessimism triggers an overestimation of the clock skew, making the timing analysis inaccurate.





See Also

Choose the Clock Source Dialog Box Using Clock Types Understanding Potential Clocks Understanding Clock Networks

Organize Source Files Dialog Box – Synthesis

The Organize Source Files dialog box enables you to set the source file order in the Libero SoC. Click the **Use list of files organized by User** radio button to Add/Remove source files for the selected tool.

To specify the file order:

 In the Design Flow window under Implement Design, right-click Synthesize and choose Organize Input Files > Organize Source Files. The Organize Source Files dialog box appears.



- 2. Click the Use list of files organized by User radio button to Add/Remove source files for the selected tool.
- 3. Select a file and click the Add or Remove buttons as necessary. Use the Up and Down arrows to change the order of the Associated Source files.

4. Click OK.				
Organize Source files of alpha_proj2 for Synt	hesize tool			? ×
Click to select a Source file in the project, and use the Use the Remove button to remove Source files. Use the Up/Down arrow buttons to specify the order o			L	
Use list of files organized by				
C Libero (default list)				
User				• •
Source files in the project	Origin	[Associated Source files	Origin
1 hdl_v10_1.v	User		1 custom_apb_peripheral.v	User
		Add ⇒		
		← Remove		
Help				OK Cancel

Figure 162 · Organize Source Files Dialog Box

Stimulus Hierarchy

To view the Stimulus Hierarchy, from the View menu choose Windows > Stimulus Hierarchy.

The Stimulus Hierarchy tab displays a hierarchical representation of the stimulus and simulation files in the project. The software continuously analyzes and updates files and content. The tab (see figure below) displays the structure of the modules and component stimulus files as they relate to each other.

Stimulus Hierarchy	X
Show: Components 💙	Show Root Testbenches
🖮 🎁 work	
📮 🗎 testbench (testbench.v)	
😑 🕺 test_mss	
Lest_mss_MSS	
📮 🗎 testbench (testbench, v)	
🖳 🖳 test_mss_MSS	
🖮 🚟 🚉 testbench (testbench.v)	
×	>

Figure 163 · Stimulus Hierarchy Dialog Box

Expand the hierarchy to view stimulus and simulation files. Right-click an individual component and choose **Show Module** to view the module for only that component.

Select **Components**, instance or **Modules** from the **Show** drop-down list to change the display mode. The Components view displays the stimulus hierarchy; the modules view displays HDL modules and stimulus files.

The file name (the file that defines the module or component) appears in parentheses.

Click Show Root Testbenches to view only the root-level testbenches in your design.

Right-click and choose **Properties**; the Properties dialog box displays the pathname, created date, and last modified date.



All integrated source editors are linked with the SoC software; if you modify a stimulus file the Stimulus Hierarchy automatically updates to reflect the change.

To open a stimulus file:

Double-click a stimulus file to open it in the HDL text editor.

Right-click and choose **Delete from Project** to delete the file from the project. Right-click and choose **Delete from Disk and Project** to remove the file from your disk.

Icons in the Hierarchy indicate the type of component and the state, as shown in the table below.

Table 14 · Design Hierarchy Icons

lcon	Description
SD	SmartDesign component
<mark>1</mark> 50	SmartDesign component with HDL netlist not generated
SD To	SmartDesign testbench
1 50	SmartDesign testbench with HDL netlist not generated
IP	IP core was instantiated into SmartDesign but the HDL netlist has not been generated
	HDL netlist

Text Editor

You can use the Libero IDE HDL text editor or another text editor.

To set your text editor preferences:

- 1. From the **Project** menu, choose **Preferences**.
- 2. Click Text editor.
- 2. Set your options and click **OK**.

Libero SoC text editor options:

- Use Libero text editor: Select to use the Libero HDL text editor.
- Enable block folding: This option lets you fold (hide) portions of your text.
- Enable line numbers: This option enables you to see line numbers in the text editor.
- **Open programming/debugging files as read-only:**Select to specify read-only permission to .stp and .prb files.

User defined text editor

- User defined text editor: Deselect Use Libero text editor to activate this area. Enter the location of the the EXE for your alternative text editor.
- Additional parameters: Use to specify other settings to pass to the text editor. Typically, it is not necessary to modify this field.

User Template Location - Sets the path where your user templates are exported.

Tool Profiles Dialog Box

The Tool Profiles dialog box enables you to add, edit, or delete your project tool profiles. Each Libero SoC project can have a different profile, enabling you to integrate different tools with different projects.

To set or change your tool profile:

1. From the Project menu, choose Tool Profiles. Select the type of tool you wish to add.



- To add a tool: Select the tool type and click the Add button . Fill out the tool profile and click OK.
- **To change a tool profile**: After selecting the tool, click the **Edit** button to select another tool, change the tool name, or change the tool location.
- To remove a tool from the project: After selecting a tool, click the Remove button.

2. When you are done, click OK.

Tools Synthesis	Synthesi	s profiles	🔶 🌙 🕻
Simulation Stimulus	Active	Name	Path
Programming	0	Symplify Pro ME	D: Microsemi (Libero 11. 7\\\Symplify\\bin\symplify_pro.exe
Identify Debugger	0	synplify_batch	Y: \production\Synopsys\Synplify\pc\synplify_J201503M6P1-2\bin
	0	synplifyPF	\\dm5\sqatest5\releases\test\Synopsys\Synpify\Synpify_L201
	0	G5_symplify	\\dm5\sqatest5\releases\test\Synopsys\Synpify\Synpify_L201

Figure 164 · Libero SoC Tool Profiles Dialog Box

The tool profile with the padlock icon indicates that it is a pre-defined tool profile (the default tool that comes with the Libero SoC Installation.)

To export the tool profile and save it for future use, click the **Export Tool Profiles** dialog box and save the tool profile file as a tool profile *.ini file. The tool profile *.ini file can be imported into a Libero SoC project (**File > Import > Others**) and select Tool Profiles (*.ini) in the File Type pull-down list.

Tools Menu - Libero SoC

Command	Function
Waveformer Lite	Opens the Waverformer Lite stimulus tool, if configured.

Vault/Repositories Settings Dialog Box

The repositories are the web locations where Microsemi IP cores and Configuration cores are uploaded.

The vault is the physical disk location where cores are stored when they are downloaded from the repositories.

Use the Repository dialog box to add, remove, or reset your repositories to default settings.

Vault/Repositorie:	? ×	
Vault location	www.actel-ip.com/repositories/SgCore www.actel-ip.com/repositories/DirectCore www.actel-ip.com/repositories/Firmware	Add Remove
Help	ок	Defaults

Figure 165 · Repositories Settings Dialog Box



Use the Vault location dialog box to specify a new location for your local vault.

	Vault/Repositories Settings	×	
Repositories Vault location	Current vault location: /soft/sqatest9/southard/.actel/vaul		
	Select new vault location:		
	/soft/sqatest9/southard/.actel/vault		
		Default	
Holp	Cancel	Ок	
Help		<u>U</u> K	

Figure 166 · Vault location Settings Dialog Box

The Vault location is common to all Microsemi software. Changing your vault location here updates the vault location for all the Microsemi tools you use on this machine.

View Design Datasheet/Report

The Design Datasheet/Report lists all the reports available for your design.

Reports are added automatically when you move through design development. For example, Timing reports are added when you run timing analysis on your design. The reports are updated each time you run timing analysis. If a report is not listed you may have to open it manually. For example, you must double-click **Export IBIS Model** to display the IBIS Model report in the Design Datasheet.

You can view the following reports from here:

- Analyze Timing Lists the following delay reports:
 - <u>Timing violations report</u> Flat Slack report provides information about constraint violations.
 - Timing Report Displays the timing information organized by clock domain.
- <u>Compile</u> Summarizes your compile parameters and lists any related warnings, errors, PDC commands, device utilization and net information.
- <u>Synthesize</u> Lists the following synthesis reports:
 - synplify.log Outputs the Synplify log file output; identical to log file content in Synplify Pro AE if you run synthesis manually.
 - datasheet.srr Lists the Pin Description, DC Electrical Characteristics, and AC electrical characteristics.
 - run_options.txt Lists all the run options organized by category: project files; implementation; device options; compile/mapping options; mapper options.
- Export Pin Report Lists the pins in your device sorted by I/O signal name and by package number.
- <u>Place-and-Route</u> Lists the following reports:
 - Place-and-Route Lists Compile and netlist information.
 - Global Net and Global Usage- Contains information about the net(s) that are assigned or routed using Global or LocalClock resources
 - I/O bank reports Provides information on the I/O functionality, I/O technologies, I/O banks and I/O voltages.
- Export IBIS Model Exports the IBIS model report, which provides a standard file format for recording parameters like driver output impedance, rise/fall time, and input loading, which may then be used by any software application.



• <u>Programming</u> - Lists the programming information for your design.

View Menu - Libero SoC

Command	Sub-menu	Shortcut	Function
Windows >	Catalog		Shows/hides the Catalog
	Cores		Shows/hides the list of cores used in your design
	Design Flow		Shows/hides the Design Flow window
	Design Hierarchy		Shows/hides the Design Hierarchy
	Files		Shows/hides the Files window
	HDL Templates		Shows/hides the HDL Templates window
	Log		Shows/hides the Log window
	Message		Shows/hides the Message window
	Search Results		Shows/hides Search results
	Stimulus Hierarchy		Shows/hides the Stimulus Hierarchy
Start Page			Displays the Welcome to Libero SoC page; the page includes links to help and other pages that may be helpful for new users.
Toolbars			Shows the Find Bar or Project Toolbar
Refresh Design Hierarchy		F5	Updates the Hierarchy tab. Useful if you add files to the project and the software does not show them in the Hierarchy.
Maximize Work Area		CTRL+W	Hides the Catalog, Log Window, and Design Explorer windows (if open) and expands the selected tab in the Project Flow or SmartDesign work area.
Reset Layout			Returns the Libero SoC window layout to default.

VHDL Library - Add, Remove, or Rename

Libero SoC enables you to manage your VHDL libraries from within the Project Manager. From the File menu, select **VHDL Library** and **Add**, **Rename**, or **Remove** to update your library. When you add a library it appears in your Hierarchy.