

Total Ionizing Dose Test Report

No. 18T-RT4G150-LG1657-KRAFJ

May 15, 2018



Table of Contents

I. Summary Table.....	3
II. Total Ionizing Dose (TID) Testing.....	3
A. Device-Under-Test (DUT) and Irradiation Parameters	3
B. Test Method.....	4
C. Design and Parametric Measurements.....	4
III. Test Results.....	5
A. Functionality.....	5
B. Power Supply Current.....	5
C. Single-Ended Input Logic Threshold (VIL/VIH).....	19
D. Output-Drive Voltage (VOL/VOH).....	19
E. Propagation Delay.....	26
F. Transition Time	26



I. SUMMARY TABLE

Parameter	Tolerance
1. Gross Functionality	Passed 125 krad(SiO ₂)
2. Power Supply Current	Passed 125 krad(SiO ₂)
3. Input Threshold (VIL/VIH)	Passed 125 krad(SiO ₂)
4. Output Drive (VOL/VOH)	Passed 125 krad(SiO ₂)
5. Propagation Delay	Passed 125 krad(SiO ₂) for 10% degradation criterion
6. Transition Time	Passed 125 krad(SiO ₂)

II. TOTAL IONIZING DOSE (TID) TESTING

This testing is designed on the basis of an extensive database of TID testing for Radiation-Tolerant FPGAs including flash-based FPGAs. Microsemi TID reports can be found at <http://www.microsemi.com/products/fpga-soc/radtolerant-fpgas/military-aerospace-radiation-reliability-data#tid-reports>

Electrical parameters are measured pre-irradiation and post-irradiation using the burn in design and the Automatic Test Equipment (ATE) program. The report summarizes sample pins.

A. Device-Under-Test (DUT) and Irradiation Parameters

Table 1 lists the DUT and irradiation parameters.

Table. 1. DUT and Irradiation Parameters

Part Number	RT4G150
Package	LG1657
Foundry	United Microelectronics Corp.
Technology	65 nm
DUT Design	Burn in design with inverter string
Die Lot Number	KRAFJ
Quantity Tested	6
Serial Number (Dose)	1473 (125 krad), 1483 (125 krad), 1486 (125 krad), 1487 (125 krad), 1491 (125 krad), 1492 (125 krad)
Radiation Facility	Defense Microelectronics Activity
Radiation Source	Co-60
Dose Rate	5 krad (SiO ₂)/min
Irradiation Temperature	Room
Irradiation and Measurement Bias	Static at 1.2V/2.5V/3.3V/3.3V
IO Configuration	Single ended Differential Pair

B. Test Method




Fig. 1. Parametric test flow chart

The test method generally follows the guidelines in the military standard TM1019. Figure 1 shows the flow chart describing the steps for the functional and parametric tests.

C. Design and Parametric Measurements

RTG4 FPGA devices have different types of I/Os, such as MSIO and MSIOD, double data rate I/Os (DDRIO), and dedicated I/Os based on functional usage. For more information on I/O naming conventions and I/O description, refer to the RTG4 FPGA Pin Description. All I/Os are tested pre and post-irradiation.

Fabric functionality coverage performed by the burn in design is summarized in table 2 below. In addition to the fabric coverage the supplemental test of propagation delay is also used to determine DUT functionality. These tests are performed pre and post-irradiation and recorded as a pass/fail.

Refer to appendix A for a graphical representation of fabric functional coverage blocks used to perform the functional tests.

Table. 2. Fabric Functional Coverage

Block	Coverage
Combo Block	combinatorial macros available in the RTG4 library
Register Block	sequential macros available in the RTG4 library
UPROM	Maximum output toggle rate(checker board) compared to reference
Embedded SRAM Blocks	full toggle coverage on 209 fabric LSRAM & 210 μ RAM blocks using dual port/ two port configurations (x18 width)
Shift Register Block	core utilization
I/O Block	I/O utilization
Math Block	full toggle coverage on 462 fabric math blocks with maximum width configuration



The core power supply current I_{DD} , the I/Os power supply currents ($I_{DDI_2.5}/I_{DDI_3.3}$) and the charge pump and PLL power supply current (I_{PP_PLL}) are also monitored during irradiation in real time.

The input logic threshold (V_{IL}/V_{IH}) is measured on all single-ended inputs as well as all differential inputs, and is reported as a pass or fail, as part of the ATE test program. The output-drive voltage (V_{OL}/V_{OH}) is also measured on all pins on the MSIO MSIOD and DDRIO. This report contains the output-drive voltage measurements on selected IO pins used in the burn in design. LVTTTL and LVCMOS 2.5V standard at different sourcing and sinking currents are reported.

A 2000 stage inverter string is used to measure the propagation delay. The propagation delay is defined as the time delay from the triggering edge at the Clock input to the switching edge at the output. The propagation delay is monitored real time during irradiation and the time difference between positive switching edges of the clock and output are reported. Additionally, the transition characteristics (rise and fall) at the output of the inverter chain are measured pre and post-irradiation. Oscilloscope screen captures are shown in section III. F.

III. TEST RESULTS

A. Functionality

Every DUT passed the pre-irradiation and post-irradiation functional tests mentioned in section II.C.

B. Power Supply Current

The core power supply current (I_{DD}) is 1.2 V, the I/O bank power supply currents (I_{DDI}) are 2.5 V ($I_{DDI_2.5}$) and 3.3 V ($I_{DDI_3.3}$). The charge pump and PLL power supply current (I_{PP_PLL}) is 3.3 V. Figures 2-25 illustrate the plot of in-flux standby I_{DD} , $I_{DDI_2.5}$, $I_{DDI_3.3}$ and I_{PP_PLL} versus total dose for every DUT. Tables 3-6 summarize the pre-irradiation and post-irradiation total current (static & dynamic) I_{DD} , $I_{DDI_2.5}$, $I_{DDI_3.3}$ and I_{PP_PLL} .

Table. 3. Pre-irradiation and Post-irradiation I_{DD}

DUT	Total Dose	Pre-irradiation (A)	Post-irradiation (A)	Increase (%)
1473	125 krad	0.4156	0.4252	2.31
1483	125 krad	0.3943	0.4028	2.16
1486	125 krad	0.2950	0.3056	3.59
1487	125 krad	0.4048	0.4141	2.30
1491	125 krad	0.3598	0.3709	3.09
1492	125 krad	0.3234	0.3322	2.72

Table. 4. Pre-irradiation and Post-irradiation I_{DDI_2.5}

DUT	Total Dose	Pre-irradiation (A)	Post-irradiation (A)	Increase (%)
1473	125 krad	0.0095	0.0117	23.16
1483	125 krad	0.0097	0.0120	23.71
1486	125 krad	0.0081	0.0103	27.16
1487	125 krad	0.0089	0.0112	25.84
1491	125 krad	0.0092	0.0115	25.00
1492	125 krad	0.0095	0.0119	25.26

Table. 5. Pre-irradiation and Post-irradiation I_{DDI_3.3}

DUT	Total Dose	Pre-irradiation (A)	Post-irradiation (A)	Increase (%)
1473	125 krad	0.0344	0.0369	7.27
1483	125 krad	0.0344	0.0371	7.85
1486	125 krad	0.0332	0.0360	8.43
1487	125 krad	0.0335	0.0364	8.66
1491	125 krad	0.0340	0.0369	8.53
1492	125 krad	0.0343	0.0371	8.16

Table. 6. Pre-irradiation and Post-irradiation I_{PP_PLL}

DUT	Total Dose	Pre-irradiation (A)	Post-irradiation (A)	Increase (%)
1473	125 krad	0.0152	0.0214	40.79
1483	125 krad	0.0152	0.0387	154.61
1486	125 krad	0.0156	0.0331	112.18
1487	125 krad	0.0152	0.0177	16.45
1491	125 krad	0.0153	0.0179	16.99
1492	125 krad	0.0153	0.0215	40.52

The following figures (2-25) show the in-beam monitoring of the currents mentioned above as a function of TID for the available DUTs.




Fig. 2. DUT 1473 core power supply current (I_{DD}) versus TID




Fig. 3. DUT 1483 core power supply current (I_{DD}) versus TID




Fig. 4. DUT 1486 core power supply current (I_{DD}) versus TID




Fig. 5. DUT 1487 core power supply current (I_{DD}) versus TID




Fig. 6. DUT 1491 core power supply current (I_{DD}) versus TID




Fig. 7. DUT 1492 core power supply current (I_{DD}) versus TID




Fig. 8. DUT 1473 I/O bank 2.5V power supply current ($I_{DDI_2.5}$) versus TID




Fig. 9. DUT 1483 I/O bank 2.5V power supply current ($I_{DDI_2.5}$) versus TID




Fig. 10. DUT 1486 I/O bank 2.5V power supply current ($I_{DDI_2.5}$) versus TID




Fig. 11. DUT 1487 I/O bank 2.5V power supply current ($I_{DDI_2.5}$) versus TID




Fig. 12. DUT 1491 I/O bank 2.5V power supply current ($I_{DDI_2.5}$) versus TID




Fig. 13. DUT 1492 I/O bank 2.5V power supply current ($I_{DDI_2.5}$) versus TID




Fig. 14. DUT 1473 I/O bank 3.3V power supply current ($I_{DDI_3.3}$) versus TID




Fig. 15. DUT 1483 I/O bank 3.3V power supply current ($I_{DDI_3.3}$) versus TID




Fig. 16. DUT 1486 I/O bank 3.3V power supply current ($I_{DDI_3.3}$) versus TID




Fig. 17. DUT 1487 I/O bank 3.3V power supply current ($I_{DDI_3.3}$) versus TID




Fig. 18. DUT 1491 I/O bank 3.3V power supply current ($I_{DDI_3.3}$) versus TID




Fig. 19. DUT 1492 I/O bank 3.3V power supply current ($I_{DDI_3.3}$) versus TID




Fig. 20. DUT 1473 charge pump and PLL power supply current (I_{PP_PLL}) versus TID




Fig. 21. DUT 1483 charge pump and PLL power supply current (I_{PP_PLL}) versus TID




Fig. 22. DUT 1486 charge pump and PLL power supply current (I_{PP_PLL}) versus TID




Fig. 23. DUT 1487 charge pump and PLL power supply current (I_{PP_PLL}) versus TID




Fig. 24. DUT 1491 charge pump and PLL power supply current (I_{PP_PLL}) versus TID




Fig. 25. DUT 1492 charge pump and PLL power supply current (I_{PP_PLL}) versus TID

C. Single-Ended Input Logic Threshold (VIL/VIH)

The input switching threshold, or trip point, is defined as the applied input voltage at which the output of the design starts to switch. VIH is the input trip point when the input is going high to low and VIL is the input trip point when the input is going low to high. The input logic threshold (VIL/VIH) is measured on all single-ended inputs as well as all differential input and recorded as pass or fail. All I/Os are tested at their respective I/O standards and are compliant to the JEDEC specs. Refer to http://www.microsemi.com/document-portal/doc_view/135193-ds0131-rtg4-fpga-datasheet for more information.

The 3 DUTs tested passed with respect to the testing specification pre and post-irradiation. This pass/fail is determined as part of the ATE test program used to perform pre and post-irradiation electrical parametric measurements.

Table. 7. VIH Summary

DUT	Pre-irradiation	Post-irradiation
1473	Passed	Passed
1483	Passed	Passed
1486	Passed	Passed
1487	Passed	Passed
1491	Passed	Passed
1492	Passed	Passed

Table. 8. VIL Summary

DUT	Pre-irradiation	Post-irradiation
1473	Passed	Passed
1483	Passed	Passed
1486	Passed	Passed
1487	Passed	Passed
1491	Passed	Passed
1492	Passed	Passed

D. Output-Drive Voltage (VOL/VOH)

The pre-irradiation and post-irradiation output-drive voltages (VOL/VOH) are performed on all available IOs. The measurements performed pre and post irradiation are within the specification limits; in each case, the radiation-induced degradation is within 10%. For the purpose of this report, the measurements presented below in tables 9 through 32 are sampled on several pins used in the burn in design.

Table. 9. LVCMOS 25 VOH – DUT 1473

Pin Name	Pin#	2mA		4mA		6mA		8mA		12mA		14mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	2.133	2.132	2.201	2.200	2.171	2.170	2.150	2.148	2.116	2.114	2.101	2.100
EPCSRST_N_0	B31	2.133	2.133	2.201	2.200	2.171	2.171	2.150	2.149	2.116	2.115	2.101	2.101
EPCSRST_N_1	B32	2.134	2.133	2.203	2.202	2.174	2.173	2.153	2.152	2.121	2.119	2.107	2.106
EPCSRST_N_2	B34	2.133	2.132	2.201	2.200	2.172	2.171	2.151	2.150	2.117	2.116	2.103	2.102
EPCSRST_N_3	B35	2.134	2.133	2.203	2.202	2.174	2.174	2.154	2.153	2.122	2.121	2.108	2.108
EPCSRST_N_4	B36	2.133	2.132	2.200	2.200	2.170	2.170	2.149	2.148	2.114	2.113	2.100	2.099
EPCSRST_N_5	B37	2.133	2.132	2.202	2.201	2.173	2.172	2.152	2.150	2.119	2.117	2.105	2.103
MONITOR	K23	2.133	2.132	2.202	2.202	2.174	2.174	2.153	2.153	2.122	2.122	2.108	2.109
PLL_MON	L20	2.135	2.134	2.205	2.204	2.178	2.177	2.159	2.158	2.131	2.129	2.119	2.117
TOGGLE_MON	L22	2.134	2.133	2.204	2.203	2.176	2.176	2.156	2.156	2.126	2.125	2.114	2.113

Table. 10. LVCMOS 25 VOH – DUT 1483

Pin Name	Pin#	2mA		4mA		6mA		8mA		12mA		14mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	2.131	2.130	2.200	2.199	2.170	2.169	2.148	2.147	2.115	2.113	2.101	2.099
EPCSRST_N_0	B31	2.132	2.131	2.200	2.199	2.170	2.170	2.149	2.148	2.115	2.114	2.100	2.100
EPCSRST_N_1	B32	2.133	2.132	2.202	2.201	2.173	2.172	2.152	2.151	2.120	2.119	2.106	2.105
EPCSRST_N_2	B34	2.131	2.130	2.200	2.200	2.171	2.170	2.149	2.148	2.116	2.115	2.102	2.101
EPCSRST_N_3	B35	2.133	2.132	2.202	2.201	2.173	2.173	2.152	2.152	2.121	2.120	2.108	2.106
EPCSRST_N_4	B36	2.131	2.131	2.199	2.198	2.169	2.168	2.147	2.146	2.113	2.111	2.098	2.097
EPCSRST_N_5	B37	2.132	2.131	2.201	2.200	2.172	2.170	2.150	2.149	2.117	2.116	2.103	2.102
MONITOR	K23	2.132	2.131	2.201	2.201	2.173	2.172	2.151	2.151	2.120	2.120	2.107	2.107
PLL_MON	L20	2.134	2.133	2.204	2.203	2.178	2.176	2.159	2.157	2.130	2.127	2.119	2.115
TOGGLE_MON	L22	2.133	2.132	2.203	2.203	2.175	2.175	2.156	2.155	2.126	2.125	2.113	2.113

Table. 11. LVCMOS 25 VOH – DUT 1486

Pin Name	Pin#	2mA		4mA		6mA		8mA		12mA		14mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	2.131	2.130	2.200	2.199	2.170	2.169	2.149	2.147	2.115	2.113	2.100	2.098
EPCSRST_N_0	B31	2.132	2.131	2.200	2.200	2.170	2.170	2.148	2.148	2.115	2.114	2.100	2.100
EPCSRST_N_1	B32	2.133	2.132	2.202	2.201	2.173	2.172	2.152	2.151	2.120	2.118	2.106	2.105
EPCSRST_N_2	B34	2.132	2.131	2.200	2.200	2.171	2.170	2.149	2.149	2.116	2.115	2.102	2.101
EPCSRST_N_3	B35	2.132	2.131	2.202	2.201	2.173	2.173	2.152	2.152	2.121	2.120	2.107	2.106
EPCSRST_N_4	B36	2.131	2.130	2.200	2.199	2.170	2.168	2.147	2.146	2.113	2.112	2.099	2.097
EPCSRST_N_5	B37	2.132	2.131	2.201	2.200	2.172	2.171	2.150	2.149	2.117	2.116	2.104	2.103
MONITOR	K23	2.131	2.131	2.201	2.201	2.173	2.173	2.151	2.152	2.120	2.121	2.106	2.108
PLL_MON	L20	2.133	2.132	2.204	2.203	2.177	2.176	2.158	2.157	2.130	2.127	2.118	2.115
TOGGLE_MON	L22	2.133	2.132	2.203	2.203	2.176	2.175	2.156	2.155	2.126	2.125	2.114	2.113

Table. 12. LVCMOS 25 VOH – DUT 1487

Pin Name	Pin#	2mA		4mA		6mA		8mA		12mA		14mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	2.133	2.132	2.201	2.200	2.172	2.171	2.150	2.149	2.117	2.115	2.103	2.101
EPCSRST_N_0	B31	2.134	2.134	2.201	2.201	2.172	2.171	2.150	2.149	2.117	2.115	2.102	2.101
EPCSRST_N_1	B32	2.135	2.134	2.204	2.203	2.175	2.174	2.154	2.153	2.122	2.120	2.108	2.107
EPCSRST_N_2	B34	2.134	2.133	2.202	2.201	2.173	2.172	2.151	2.150	2.118	2.117	2.104	2.103
EPCSRST_N_3	B35	2.135	2.134	2.204	2.203	2.175	2.174	2.155	2.153	2.123	2.122	2.109	2.108
EPCSRST_N_4	B36	2.134	2.133	2.201	2.200	2.171	2.170	2.149	2.148	2.114	2.113	2.100	2.099
EPCSRST_N_5	B37	2.134	2.133	2.202	2.201	2.173	2.172	2.152	2.150	2.119	2.117	2.105	2.103
MONITOR	K23	2.134	2.133	2.203	2.202	2.175	2.174	2.154	2.153	2.122	2.122	2.109	2.109
PLL_MON	L20	2.135	2.134	2.206	2.205	2.179	2.178	2.161	2.159	2.132	2.130	2.120	2.118
TOGGLE_MON	L22	2.136	2.135	2.205	2.204	2.177	2.177	2.157	2.157	2.128	2.127	2.116	2.115

Table. 13. LVCMOS 25 VOH – DUT 1491

Pin Name	Pin#	2mA		4mA		6mA		8mA		12mA		14mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	2.133	2.132	2.201	2.200	2.172	2.171	2.150	2.148	2.116	2.114	2.102	2.100
EPCSRST_N_0	B31	2.134	2.133	2.201	2.201	2.172	2.171	2.150	2.149	2.116	2.115	2.102	2.101
EPCSRST_N_1	B32	2.135	2.134	2.203	2.202	2.175	2.173	2.153	2.152	2.122	2.120	2.108	2.106
EPCSRST_N_2	B34	2.133	2.132	2.201	2.200	2.172	2.171	2.150	2.149	2.117	2.116	2.104	2.102
EPCSRST_N_3	B35	2.134	2.133	2.203	2.202	2.174	2.174	2.154	2.153	2.122	2.121	2.109	2.108
EPCSRST_N_4	B36	2.133	2.132	2.200	2.199	2.171	2.170	2.148	2.148	2.114	2.113	2.100	2.099
EPCSRST_N_5	B37	2.133	2.132	2.202	2.201	2.173	2.172	2.152	2.150	2.119	2.117	2.105	2.104
MONITOR	K23	2.134	2.133	2.203	2.202	2.174	2.174	2.153	2.153	2.122	2.122	2.109	2.109
PLL_MON	L20	2.135	2.134	2.205	2.204	2.179	2.177	2.160	2.159	2.132	2.130	2.120	2.118
TOGGLE_MON	L22	2.134	2.133	2.204	2.204	2.177	2.176	2.157	2.156	2.127	2.126	2.115	2.114

Table. 14. LVCMOS 25 VOH – DUT 1492

Pin Name	Pin#	2mA		4mA		6mA		8mA		12mA		14mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	2.130	2.129	2.199	2.198	2.169	2.168	2.148	2.146	2.114	2.112	2.100	2.098
EPCSRST_N_0	B31	2.131	2.130	2.199	2.199	2.169	2.169	2.148	2.147	2.114	2.112	2.099	2.098
EPCSRST_N_1	B32	2.132	2.131	2.202	2.200	2.172	2.171	2.151	2.150	2.119	2.117	2.106	2.104
EPCSRST_N_2	B34	2.130	2.129	2.199	2.199	2.170	2.169	2.148	2.147	2.115	2.113	2.101	2.099
EPCSRST_N_3	B35	2.131	2.130	2.201	2.200	2.172	2.171	2.151	2.150	2.119	2.118	2.106	2.105
EPCSRST_N_4	B36	2.130	2.129	2.198	2.198	2.169	2.167	2.146	2.145	2.112	2.111	2.097	2.096
EPCSRST_N_5	B37	2.131	2.130	2.200	2.199	2.171	2.170	2.149	2.148	2.117	2.115	2.102	2.101
MONITOR	K23	2.130	2.129	2.200	2.200	2.172	2.172	2.151	2.151	2.119	2.119	2.106	2.106
PLL_MON	L20	2.132	2.131	2.203	2.203	2.176	2.175	2.158	2.156	2.129	2.127	2.117	2.115
TOGGLE_MON	L22	2.132	2.131	2.203	2.202	2.175	2.174	2.155	2.154	2.126	2.124	2.113	2.112

Table. 15. LVCMOS 25 VOL – DUT 1473

Pin Name	Pin#	2mA		4mA		6mA		8mA		12mA		14mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	236.2	235.9	169.6	169.6	198.4	198.6	219.8	219.8	252.7	252.7	266.8	267.1
EPCSRST_N_0	B31	235.5	235.3	169.4	169.3	198.3	198.1	219.9	219.5	253.3	252.7	267.6	267.0
EPCSRST_N_1	B32	234.6	234.5	167.5	167.6	195.5	195.7	216.0	216.2	247.7	247.9	261.0	261.6
EPCSRST_N_2	B34	236.1	235.8	169.3	169.1	197.9	197.5	218.8	218.5	251.5	251.3	265.3	265.0
EPCSRST_N_3	B35	235.7	235.3	167.8	167.5	195.7	195.3	216.2	215.6	247.7	247.1	260.7	260.2
EPCSRST_N_4	B36	237.3	237.0	170.7	170.4	199.8	199.5	221.4	220.9	255.0	254.5	269.5	268.9
EPCSRST_N_5	B37	236.3	236.0	169.1	168.9	197.6	197.4	218.3	218.2	250.6	250.7	264.2	264.4
MONITOR	K23	234.8	234.3	167.3	166.8	195.2	194.5	215.2	214.2	246.0	244.4	259.0	257.2
PLL_MON	L20	233.2	233.1	164.4	164.5	190.8	191.0	210.3	210.6	238.3	238.8	250.0	250.5
TOGGLE_MON	L22	234.2	233.6	165.9	165.5	192.7	192.4	212.3	211.5	241.5	240.6	253.8	252.8

Table. 16. LVCMOS 25 VOL – DUT 1483

Pin Name	Pin#	2mA		4mA		6mA		8mA		12mA		14mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	238.0	238.0	170.5	170.7	199.4	199.8	220.7	221.0	253.4	254.2	267.5	268.4
EPCSRST_N_0	B31	237.4	237.2	170.6	170.3	199.4	199.4	221.1	220.8	254.3	254.0	268.7	268.3
EPCSRST_N_1	B32	236.3	236.3	168.6	168.5	196.6	196.7	217.0	217.2	248.8	249.0	262.2	262.5
EPCSRST_N_2	B34	237.8	237.7	170.3	170.3	199.1	199.0	220.2	220.0	252.7	252.7	266.7	266.7
EPCSRST_N_3	B35	236.7	236.5	168.8	168.7	196.9	196.8	217.3	217.1	248.6	248.3	261.9	261.5
EPCSRST_N_4	B36	238.5	238.4	171.9	171.6	201.2	201.0	222.7	222.6	256.8	256.4	271.4	271.0
EPCSRST_N_5	B37	237.9	237.5	170.1	170.1	198.9	198.8	219.7	219.7	252.4	252.5	266.1	266.2
MONITOR	K23	236.3	236.1	168.5	168.2	196.6	196.0	216.6	216.0	247.8	246.5	260.9	259.5
PLL_MON	L20	233.9	234.1	165.1	165.6	191.5	192.3	210.9	212.1	238.9	240.4	250.5	252.5
TOGGLE_MON	L22	235.8	235.6	166.6	166.3	193.5	193.3	212.8	212.5	241.9	241.5	254.1	253.7

Table. 17. LVCMOS 25 VOL – DUT 1486

Pin Name	Pin#	2mA		4mA		6mA		8mA		12mA		14mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	237.9	237.6	170.2	170.5	199.0	199.5	220.4	220.9	253.4	254.1	267.5	268.4
EPCSRST_N_0	B31	237.0	236.7	170.2	170.0	199.1	199.0	220.8	220.3	254.0	253.6	268.4	268.0
EPCSRST_N_1	B32	235.6	235.6	168.1	168.1	196.3	196.4	216.8	217.0	248.5	248.8	262.0	262.2
EPCSRST_N_2	B34	237.5	237.4	170.2	170.1	198.9	198.6	219.7	219.6	252.6	252.2	266.5	266.1
EPCSRST_N_3	B35	237.3	236.7	168.8	168.5	196.8	196.4	217.1	216.8	248.6	247.9	261.8	261.4
EPCSRST_N_4	B36	238.5	238.2	171.5	171.3	200.7	200.6	222.3	222.2	256.0	255.9	270.5	270.3
EPCSRST_N_5	B37	237.6	237.1	169.8	169.5	198.2	198.0	219.0	218.9	251.5	251.2	265.1	264.9
MONITOR	K23	236.5	236.0	168.5	167.8	196.4	195.4	216.4	215.2	247.6	245.6	261.0	258.4
PLL_MON	L20	235.4	235.3	165.4	165.5	191.8	192.3	211.3	211.9	239.3	240.1	250.7	252.1
TOGGLE_MON	L22	235.3	234.9	166.3	166.0	193.3	192.8	212.6	211.8	241.7	240.9	254.0	253.1

Table. 18. LVCMOS 25 VOL – DUT 1487

Pin Name	Pin#	2mA		4mA		6mA		8mA		12mA		14mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	235.2	235.1	168.4	168.9	197.2	197.6	218.4	219.0	251.2	252.0	265.1	266.1
EPCSRST_N_0	B31	233.5	233.6	168.4	168.5	197.1	197.4	218.7	218.8	251.9	251.9	266.3	266.3
EPCSRST_N_1	B32	233.1	233.2	166.4	166.4	194.3	194.6	214.7	215.0	246.5	246.8	259.9	260.3
EPCSRST_N_2	B34	234.8	234.8	168.4	168.5	196.8	196.9	217.7	217.8	250.2	250.3	264.2	264.2
EPCSRST_N_3	B35	234.1	234.0	167.0	166.9	194.7	194.6	215.0	214.8	246.3	246.1	259.3	259.2
EPCSRST_N_4	B36	235.6	235.4	170.0	169.9	199.1	199.2	220.6	220.5	254.5	254.2	269.1	268.8
EPCSRST_N_5	B37	235.3	235.3	168.4	168.4	196.8	196.9	217.7	217.9	250.2	250.2	263.6	264.1
MONITOR	K23	233.7	233.4	166.5	166.3	194.4	193.9	214.2	213.6	245.1	244.0	258.2	256.9
PLL_MON	L20	231.8	232.1	163.3	163.8	189.6	190.2	209.0	209.7	236.7	237.9	248.2	249.7
TOGGLE_MON	L22	232.2	231.9	164.6	164.5	191.5	191.2	210.6	210.2	239.8	239.3	251.9	251.4

Table. 19. LVCMOS 25 VOL – DUT 1491

Pin Name	Pin#	2mA		4mA		6mA		8mA		12mA		14mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	236.4	236.4	169.6	170.0	198.3	198.8	219.6	220.2	252.6	253.4	266.6	267.7
EPCSRST_N_0	B31	236.0	236.1	169.4	169.7	198.3	198.7	219.9	220.0	253.2	253.4	267.5	267.8
EPCSRST_N_1	B32	234.6	234.8	167.6	167.8	195.6	195.9	216.1	216.5	248.0	248.5	261.3	261.9
EPCSRST_N_2	B34	236.8	237.1	169.7	169.8	198.3	198.5	219.1	219.6	251.7	252.1	265.6	266.1
EPCSRST_N_3	B35	236.2	235.9	168.4	168.1	196.4	196.0	216.7	216.4	248.0	247.5	261.3	260.8
EPCSRST_N_4	B36	237.1	237.1	171.0	171.0	200.2	200.1	221.5	221.6	255.3	255.2	269.8	269.6
EPCSRST_N_5	B37	237.1	236.9	169.2	169.2	197.5	197.6	218.3	218.5	250.7	250.8	264.2	264.4
MONITOR	K23	234.7	234.5	167.5	167.3	195.4	194.8	215.4	214.7	246.1	245.1	259.4	257.9
PLL_MON	L20	233.1	233.1	164.1	164.6	190.4	191.0	209.8	210.4	237.5	238.6	249.1	250.2
TOGGLE_MON	L22	234.1	234.0	165.7	165.5	192.4	192.3	211.5	211.3	240.7	240.2	252.7	252.4

Table. 20. LVCMOS 25 VOL – DUT 1492

Pin Name	Pin#	2mA		4mA		6mA		8mA		12mA		14mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	239.7	239.8	171.5	171.8	200.5	200.9	222.0	222.4	255.1	255.7	269.2	270.0
EPCSRST_N_0	B31	238.5	238.7	171.4	171.7	200.7	200.9	222.6	222.4	256.0	255.9	270.3	270.2
EPCSRST_N_1	B32	237.5	237.7	169.3	169.5	197.6	198.0	218.2	218.6	250.0	250.7	263.5	264.2
EPCSRST_N_2	B34	239.4	239.6	171.5	171.6	200.4	200.4	221.5	221.6	254.2	254.3	268.2	268.2
EPCSRST_N_3	B35	239.1	238.8	170.0	169.8	198.2	198.0	218.8	218.4	250.4	249.9	263.4	263.1
EPCSRST_N_4	B36	240.5	240.2	172.8	172.7	202.1	202.1	223.9	223.7	258.1	257.7	272.6	272.2
EPCSRST_N_5	B37	239.0	239.1	170.9	170.9	199.7	199.6	220.8	220.5	253.2	253.0	267.1	266.9
MONITOR	K23	238.1	237.9	169.5	169.1	197.6	196.8	217.9	216.9	249.1	247.5	262.4	260.3
PLL_MON	L20	236.6	236.6	166.3	166.6	193.0	193.3	212.6	213.1	240.8	241.2	252.4	253.0
TOGGLE_MON	L22	237.1	236.9	167.4	167.4	194.4	194.4	213.9	213.7	243.0	242.8	255.3	255.2

Table. 21. LVTTTL VOH – DUT 1473

Pin Name	Pin#	2mA		4mA		8mA		12mA		16mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	2.920	2.919	2.910	2.909	2.889	2.888	2.869	2.868	2.849	2.848
EPCSRST_N_0	B31	2.920	2.920	2.910	2.910	2.889	2.889	2.869	2.869	2.848	2.848
EPCSRST_N_1	B32	2.921	2.920	2.912	2.911	2.893	2.892	2.874	2.873	2.856	2.854
EPCSRST_N_2	B34	2.920	2.919	2.910	2.910	2.890	2.890	2.871	2.870	2.851	2.850
EPCSRST_N_3	B35	2.921	2.920	2.912	2.911	2.893	2.893	2.875	2.874	2.857	2.856
EPCSRST_N_4	B36	2.919	2.919	2.909	2.908	2.888	2.888	2.867	2.867	2.847	2.846
EPCSRST_N_5	B37	2.920	2.919	2.911	2.910	2.891	2.890	2.872	2.871	2.853	2.851
MONITOR	K23	2.920	2.919	2.910	2.910	2.893	2.893	2.875	2.875	2.857	2.858
PLL_MON	L20	2.921	2.920	2.914	2.913	2.898	2.897	2.883	2.881	2.868	2.866
TOGGLE_MON	L22	2.921	2.920	2.912	2.911	2.896	2.895	2.879	2.879	2.863	2.862

Table. 22. LVTTTL VOH – DUT 1483

Pin Name	Pin#	2mA		4mA		8mA		12mA		16mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	2.918	2.917	2.908	2.907	2.888	2.887	2.868	2.867	2.848	2.846
EPCSRST_N_0	B31	2.918	2.918	2.908	2.908	2.888	2.887	2.867	2.867	2.847	2.847
EPCSRST_N_1	B32	2.920	2.919	2.910	2.909	2.892	2.891	2.873	2.872	2.855	2.853
EPCSRST_N_2	B34	2.918	2.917	2.908	2.908	2.889	2.888	2.869	2.868	2.849	2.848
EPCSRST_N_3	B35	2.920	2.919	2.910	2.909	2.892	2.891	2.874	2.873	2.856	2.855
EPCSRST_N_4	B36	2.918	2.917	2.908	2.907	2.886	2.886	2.865	2.865	2.845	2.844
EPCSRST_N_5	B37	2.919	2.918	2.909	2.908	2.889	2.888	2.870	2.869	2.851	2.849
MONITOR	K23	2.918	2.918	2.909	2.908	2.891	2.891	2.873	2.873	2.855	2.855
PLL_MON	L20	2.921	2.919	2.912	2.911	2.897	2.895	2.882	2.880	2.868	2.864
TOGGLE_MON	L22	2.919	2.918	2.911	2.910	2.895	2.894	2.879	2.878	2.862	2.862

Table. 23. LVTTTL VOH – DUT 1486

Pin Name	Pin#	2mA		4mA		8mA		12mA		16mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	2.919	2.918	2.908	2.907	2.888	2.887	2.869	2.867	2.848	2.846
EPCSRST_N_0	B31	2.919	2.919	2.909	2.909	2.888	2.888	2.868	2.868	2.848	2.847
EPCSRST_N_1	B32	2.920	2.920	2.911	2.910	2.892	2.891	2.874	2.872	2.855	2.853
EPCSRST_N_2	B34	2.919	2.919	2.909	2.908	2.889	2.889	2.870	2.869	2.850	2.849
EPCSRST_N_3	B35	2.920	2.919	2.911	2.910	2.892	2.892	2.874	2.873	2.856	2.855
EPCSRST_N_4	B36	2.919	2.918	2.908	2.907	2.887	2.886	2.867	2.865	2.846	2.845
EPCSRST_N_5	B37	2.919	2.919	2.909	2.909	2.890	2.889	2.871	2.870	2.852	2.851
MONITOR	K23	2.918	2.918	2.909	2.909	2.891	2.891	2.873	2.874	2.855	2.856
PLL_MON	L20	2.919	2.919	2.912	2.911	2.897	2.895	2.882	2.880	2.868	2.865
TOGGLE_MON	L22	2.920	2.919	2.911	2.911	2.896	2.895	2.879	2.879	2.863	2.862

Table. 24. LVTTTL VOH – DUT 1487

Pin Name	Pin#	2mA		4mA		8mA		12mA		16mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	2.921	2.920	2.910	2.909	2.890	2.889	2.870	2.869	2.850	2.848
EPCSRST_N_0	B31	2.921	2.921	2.911	2.910	2.890	2.890	2.870	2.869	2.849	2.848
EPCSRST_N_1	B32	2.922	2.921	2.913	2.912	2.894	2.893	2.875	2.874	2.857	2.855
EPCSRST_N_2	B34	2.921	2.920	2.911	2.910	2.891	2.890	2.871	2.870	2.852	2.850
EPCSRST_N_3	B35	2.922	2.921	2.913	2.912	2.894	2.894	2.876	2.875	2.858	2.857
EPCSRST_N_4	B36	2.921	2.920	2.910	2.909	2.889	2.888	2.868	2.867	2.847	2.846
EPCSRST_N_5	B37	2.921	2.920	2.911	2.910	2.891	2.890	2.872	2.871	2.853	2.851
MONITOR	K23	2.920	2.920	2.911	2.911	2.893	2.893	2.875	2.875	2.857	2.858
PLL_MON	L20	2.922	2.921	2.915	2.913	2.899	2.898	2.884	2.882	2.870	2.867
TOGGLE_MON	L22	2.922	2.921	2.913	2.913	2.897	2.896	2.881	2.880	2.864	2.864



Table. 25. LVTTTL VOH – DUT 1491

Pin Name	Pin#	2mA		4mA		8mA		12mA		16mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	2.920	2.919	2.910	2.909	2.890	2.888	2.870	2.868	2.850	2.847
EPCSRST_N_0	B31	2.920	2.920	2.910	2.910	2.890	2.889	2.869	2.868	2.849	2.848
EPCSRST_N_1	B32	2.921	2.920	2.912	2.911	2.893	2.892	2.875	2.873	2.856	2.854
EPCSRST_N_2	B34	2.920	2.919	2.910	2.909	2.890	2.889	2.870	2.869	2.851	2.849
EPCSRST_N_3	B35	2.921	2.920	2.912	2.911	2.893	2.892	2.875	2.874	2.857	2.856
EPCSRST_N_4	B36	2.920	2.919	2.909	2.908	2.888	2.887	2.867	2.866	2.847	2.845
EPCSRST_N_5	B37	2.920	2.919	2.911	2.910	2.891	2.890	2.872	2.871	2.853	2.851
MONITOR	K23	2.920	2.919	2.911	2.910	2.893	2.893	2.875	2.875	2.857	2.857
PLL_MON	L20	2.921	2.920	2.914	2.912	2.899	2.897	2.884	2.882	2.869	2.867
TOGGLE_MON	L22	2.921	2.920	2.913	2.912	2.896	2.896	2.880	2.879	2.864	2.863

Table. 26. LVTTTL VOH – DUT 1492

Pin Name	Pin#	2mA		4mA		8mA		12mA		16mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	2.917	2.916	2.907	2.906	2.887	2.886	2.867	2.866	2.847	2.845
EPCSRST_N_0	B31	2.918	2.917	2.908	2.907	2.887	2.886	2.866	2.866	2.846	2.845
EPCSRST_N_1	B32	2.919	2.918	2.910	2.909	2.891	2.890	2.873	2.871	2.854	2.852
EPCSRST_N_2	B34	2.917	2.916	2.907	2.906	2.888	2.886	2.868	2.867	2.848	2.847
EPCSRST_N_3	B35	2.918	2.917	2.909	2.908	2.891	2.890	2.873	2.872	2.854	2.853
EPCSRST_N_4	B36	2.917	2.916	2.907	2.906	2.886	2.885	2.865	2.864	2.844	2.843
EPCSRST_N_5	B37	2.918	2.917	2.908	2.907	2.889	2.888	2.869	2.868	2.850	2.849
MONITOR	K23	2.917	2.916	2.908	2.907	2.890	2.890	2.872	2.872	2.854	2.855
PLL_MON	L20	2.919	2.918	2.911	2.910	2.896	2.895	2.881	2.879	2.866	2.864
TOGGLE_MON	L22	2.919	2.918	2.910	2.910	2.894	2.893	2.878	2.877	2.862	2.861

Table. 27. LVTTTL VOL – DUT 1473

Pin Name	Pin#	2mA		4mA		8mA		12mA		16mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	216.5	216.4	226.5	225.9	246.0	246.4	265.9	266.3	286.3	286.8
EPCSRST_N_0	B31	215.9	215.5	226.3	225.3	246.0	245.8	266.4	266.2	287.4	286.7
EPCSRST_N_1	B32	215.4	215.1	224.1	223.8	242.3	242.6	261.2	261.4	280.0	280.4
EPCSRST_N_2	B34	216.6	216.2	225.7	225.0	245.4	245.1	265.0	264.6	285.0	284.5
EPCSRST_N_3	B35	216.4	215.5	224.4	223.8	242.7	242.0	261.0	260.3	279.7	278.9
EPCSRST_N_4	B36	217.7	217.2	227.4	226.8	248.1	247.6	268.5	268.0	289.6	288.8
EPCSRST_N_5	B37	216.9	216.3	225.8	225.3	245.0	244.7	264.1	264.2	283.6	283.6
MONITOR	K23	215.4	214.8	223.9	222.8	241.8	240.6	259.6	257.7	277.7	275.7
PLL_MON	L20	213.5	213.3	221.9	221.7	236.0	236.2	250.8	251.6	267.0	267.6
TOGGLE_MON	L22	214.5	213.9	222.7	221.5	238.4	238.1	254.9	254.2	271.7	270.7

Table. 28. LVTTTL VOL – DUT 1483

Pin Name	Pin#	2mA		4mA		8mA		12mA		16mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	218.4	218.4	228.1	227.7	247.4	247.8	267.2	267.9	287.3	288.3
EPCSRST_N_0	B31	218.0	217.9	228.0	227.3	247.8	247.7	267.7	267.8	288.7	288.3
EPCSRST_N_1	B32	217.1	216.9	225.5	225.1	244.0	244.2	262.5	262.6	281.3	281.6
EPCSRST_N_2	B34	218.4	218.1	227.2	226.9	247.3	247.0	266.8	266.5	286.6	286.3
EPCSRST_N_3	B35	217.4	216.9	226.0	225.4	244.4	244.2	262.5	262.1	281.2	280.5
EPCSRST_N_4	B36	218.9	218.6	229.1	228.6	250.0	249.5	270.7	270.2	291.8	291.3
EPCSRST_N_5	B37	218.1	217.9	227.4	227.0	247.1	246.5	266.2	266.2	285.9	285.8
MONITOR	K23	216.9	216.4	225.4	224.6	243.9	242.9	261.7	260.4	279.8	278.3
PLL_MON	L20	214.3	214.4	223.1	223.4	236.9	238.1	251.9	253.5	267.7	269.8
TOGGLE_MON	L22	216.1	215.9	223.8	223.2	239.7	239.4	255.5	255.2	272.0	271.5

Table. 29. LVTTTL VOL – DUT 1486

Pin Name	Pin#	2mA		4mA		8mA		12mA		16mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	217.7	217.5	227.5	227.2	247.0	247.3	266.5	267.5	286.8	287.9
EPCSRST_N_0	B31	217.2	216.9	226.9	226.4	246.8	246.7	267.3	266.9	287.8	287.4
EPCSRST_N_1	B32	216.0	215.7	224.4	224.2	243.3	243.1	262.1	262.0	280.9	281.0
EPCSRST_N_2	B34	217.4	217.3	226.6	226.3	246.5	245.9	265.8	265.4	285.8	285.3
EPCSRST_N_3	B35	217.2	216.9	225.3	224.8	243.5	243.0	262.0	261.5	280.3	279.7
EPCSRST_N_4	B36	218.4	217.9	227.8	227.5	249.0	248.5	269.5	269.1	290.5	290.0
EPCSRST_N_5	B37	217.6	217.0	226.3	225.6	245.8	245.2	264.8	264.6	284.1	283.9
MONITOR	K23	216.4	215.8	224.8	223.5	243.3	241.7	261.4	259.0	279.4	276.6
PLL_MON	L20	215.1	215.0	223.1	222.9	236.8	237.7	251.7	253.1	267.6	269.1
TOGGLE_MON	L22	215.3	215.0	222.9	222.3	238.9	238.2	255.0	254.3	271.5	270.5

Table. 30. LVTTTL VOL – DUT 1487

Pin Name	Pin#	2mA		4mA		8mA		12mA		16mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	215.5	215.7	225.3	224.9	244.7	245.3	264.4	265.7	284.6	285.8
EPCSRST_N_0	B31	214.5	214.6	224.9	224.5	244.8	245.1	265.2	265.4	285.9	286.0
EPCSRST_N_1	B32	214.0	213.9	222.4	222.2	241.1	241.3	259.7	260.0	278.7	279.2
EPCSRST_N_2	B34	215.4	215.3	224.5	224.1	244.3	244.3	263.9	264.0	283.8	283.7
EPCSRST_N_3	B35	214.9	214.6	222.8	222.4	241.4	241.3	259.7	259.3	278.3	277.9
EPCSRST_N_4	B36	216.0	215.8	226.4	225.7	247.2	247.1	268.0	267.8	289.4	288.8
EPCSRST_N_5	B37	216.0	215.8	224.4	224.4	244.3	244.4	263.7	264.0	283.3	283.4
MONITOR	K23	214.3	213.9	222.7	221.7	240.8	240.1	258.9	257.6	276.9	275.3
PLL_MON	L20	212.4	212.6	220.4	220.6	234.5	235.4	249.3	250.6	265.2	266.8
TOGGLE_MON	L22	212.7	212.4	220.7	220.1	236.8	236.7	252.9	252.7	269.6	269.0

Table. 31. LVTTTL VOL – DUT 1491

Pin Name	Pin#	2mA		4mA		8mA		12mA		16mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	216.8	217.0	226.3	226.5	246.0	246.9	265.7	266.9	286.3	287.3
EPCSRST_N_0	B31	216.5	216.8	226.4	226.3	246.1	246.5	266.4	267.0	287.3	287.7
EPCSRST_N_1	B32	215.4	215.1	224.0	224.1	242.8	242.9	261.6	261.8	280.4	281.0
EPCSRST_N_2	B34	217.5	217.2	226.1	226.2	246.1	246.4	265.6	265.8	285.1	285.7
EPCSRST_N_3	B35	216.6	216.4	225.0	224.3	243.4	243.0	261.7	261.2	280.2	279.5
EPCSRST_N_4	B36	217.7	217.6	227.5	227.4	248.5	248.5	269.2	268.8	290.0	289.7
EPCSRST_N_5	B37	217.8	217.3	225.8	225.4	245.4	245.0	264.4	264.4	283.8	283.8
MONITOR	K23	215.4	214.9	223.7	222.9	242.2	241.2	260.2	258.7	278.1	276.5
PLL_MON	L20	213.4	213.6	221.6	221.9	235.4	236.4	250.3	251.7	266.2	267.6
TOGGLE_MON	L22	214.7	214.4	222.4	221.8	238.3	238.0	254.1	253.9	270.6	270.0

Table. 32. LVTTTL VOL – DUT 1492

Pin Name	Pin#	2mA		4mA		8mA		12mA		16mA	
		Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad	Pre-rad	Post-rad
TID_BUF_OUT	A33	219.9	219.7	229.5	229.0	248.5	249.4	268.4	269.5	288.8	289.8
EPCSRST_N_0	B31	218.8	218.6	229.2	228.5	248.9	249.3	269.3	269.5	290.1	290.0
EPCSRST_N_1	B32	218.1	217.7	226.1	226.2	245.1	245.2	263.6	264.1	282.4	283.2
EPCSRST_N_2	B34	219.5	219.2	228.8	228.4	248.6	248.3	267.9	268.0	287.8	287.8
EPCSRST_N_3	B35	219.1	218.6	227.4	226.6	245.6	245.2	264.0	263.4	282.5	281.9
EPCSRST_N_4	B36	220.3	220.1	230.2	229.5	250.8	250.7	271.6	271.3	292.8	292.3
EPCSRST_N_5	B37	219.4	219.0	228.3	227.5	247.5	247.4	267.1	266.8	286.4	286.3
MONITOR	K23	218.3	217.9	226.5	225.7	244.9	243.7	262.9	261.0	281.0	279.0
PLL_MON	L20	216.5	216.9	224.9	224.9	238.6	239.4	253.4	254.4	269.5	270.4
TOGGLE_MON	L22	217.2	216.9	224.8	224.1	240.5	240.6	256.5	256.5	273.1	272.9

E. Propagation Delay

Table 33 lists the pre-irradiation and post-irradiation propagation delay measurements. It shows that the change due to radiation on each DUT is not significant and every DUT passes the 10% degradation criterion.

Table. 33. Pre-irradiation and Post-irradiation Propagation Delay Change

DUT	Total Dose	Pre-irradiation (μs)	Post-irradiation (μs)	Change Degradation (%)
1473	125 krad	463.75	465.2	0.31
1483	125 krad	469.5	472.05	0.54
1486	125 krad	492.4	493.95	0.31
1487	125 krad	477.05	477.7	0.14
1491	125 krad	474.2	473.85	-0.07
1492	125 krad	483.35	486.85	0.72

F. Transition Time

The figures below show the pre-irradiation and post-annealing transitions edges. In each case the radiation induced transition degradation is not observable.




Fig. 26 (a). DUT 1473 pre-irradiation rising edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 26 (b). DUT 1473 post-annealing rising edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 27 (a). DUT 1483 pre-irradiation rising edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 27 (b). DUT 1483 post-annealing rising edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 28 (a). DUT 1486 pre-irradiation rising edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 28 (b). DUT 1486 post-annealing rising edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 29 (a). DUT 1487 pre-irradiation rising edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 29 (b). DUT 1487 post-annealing rising edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 30 (a). DUT 1491 pre-irradiation rising edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 30 (b). DUT 1491 post-annealing rising edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 31 (a). DUT 1492 pre-irradiation rising edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 31 (b). DUT 1492 post-annealing rising edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 32 (a). DUT 1473 pre-irradiation Falling edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 32 (b). DUT 1473 post-annealing Falling edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 33 (a). DUT 1483 pre-irradiation Falling edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 33 (b). DUT 1483 post-annealing Falling edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 34 (a). DUT 1486 pre-irradiation Falling edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 34 (b). DUT 1486 post-annealing Falling edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 35 (a). DUT 1487 pre-irradiation Falling edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 35 (b). DUT 1487 post-annealing Falling edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 36 (a). DUT 1491 pre-irradiation Falling edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 36 (b). DUT 1491 post-annealing Falling edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 37 (a). DUT 1492 pre-irradiation Falling edge, abscissa scale is 1V/div and ordinate scale is 2ns/div




Fig. 37 (b). DUT 1492 post-annealing Falling edge, abscissa scale is 1V/div and ordinate scale is 2ns/div

Appendix A

Table. 34. High level block diagrams of blocks used to perform fabric functional coverage pre and post-irradiation

Block	Coverage
Combo Block	combinatorial macros available in the RTG4 library
Register Block	sequential macros available in the RTG4 library
UPROM	
Embedded SRAM Blocks	full toggle coverage on 209 fabric LSRAM & 210 μ RAM blocks using dual port/ two port configurations (x18 width)
Shift Register Block	core utilization
IO Block	IO utilization
Math Block	full toggle coverage on 462 fabric math blocks with maximum width configuration




Fig. 38. Combo Block




Fig. 39. Shift Register Block




Fig. 40. Embedded Ram Blocks




Fig. 41. IO Block




Fig. 42. Math Block



Microsemi

Microsemi Corporate Headquarters

One Enterprise, Aliso Viejo CA
92656 USA
Within the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996

Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at www.microsemi.com.

© 2018 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.