# Contents

1 Revision History ................................................................. 1

1.1 Revision 3.0 ..................................................................... 1

1.2 Revision 2.0 ..................................................................... 1

1.3 Revision 1.0 ..................................................................... 1

2 MIPI CSI-2 Transmitter .......................................................... 2

2.1 Hardware Implementation .................................................. 2

2.2 Design Description ........................................................... 4

2.2.1 Pixel to Byte Conversion ............................................. 4

2.2.2 Packet Formatter ......................................................... 4

2.2.3 PLL .......................................................................... 5

2.2.4 Low Power/High-Speed .............................................. 5

2.2.5 DPHY TX .................................................................. 5

2.2.6 CRC Calculator .......................................................... 5

2.3 Inputs and Outputs ............................................................ 5

2.4 Configuration Parameters ................................................ 6

2.5 Timing Diagrams .............................................................. 6

2.5.1 Long Packet .............................................................. 6

2.6 Resource Utilization ......................................................... 6
Figures

Figure 1  Video Data Stream ................................................................. 2
Figure 2  Architecture of MIPI CSI-2 Transmitter Solution .............................. 3
Figure 3  Implementation of MIPI CSI-2 Transmitter Core ............................... 3
Figure 4  FSM Implementation of High-Speed Data Generation .......................... 4
Figure 5  Timing Waveform of Long Packet ............................................. 6
Tables

Table 1   Input and Output Ports of the MIPI CSI-2 Transmitter ........................................ 5
Table 2   Configuration Parameters ............................................................................. 6
Table 3   Resource Utilization of the MIPI CSI-2 Transmitter ........................................ 6
1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the current publication.

1.1 Revision 3.0
Revision 3.0 was published in October 2018. In this revision, the document was updated for Libero SoC PolarFire v2.3.

1.2 Revision 2.0
Revision 2.0 was published in September 2018. In this revision, RAW10 data type support is added to the IP, through out the document.

1.3 Revision 1.0
The first publication of this document.
2 MIPI CSI-2 Transmitter

MIPI CSI-2 is a standard specification by Mobile Industry Processor Interface (MIPI) Alliance. The Camera Serial Interface 2 (CSI-2) specification defines an interface between a peripheral device (camera) and a host processor (baseband, application engine). This user guide describes the MIPI CSI-2 transmitter, which encodes the pixel data compliant to MIPI CSI-2 standard. The IP Core supports multi-lane (1, 2, and 4 lanes), RAW8 and RAW10 data types. MIPI CSI-2 transmitter operates in two modes—high-speed mode and low-power mode. In high-speed mode, MIPI CSI-2 supports the transport of image data using short and long packets. Short packets provide frame synchronization and line synchronization information. Long packet provides the pixel information. The sequence of transmitted packets is:

1. Frame start (short packet)
2. Few image data packets (long packets)
3. Frame End (short packet)

One long packet is equivalent to one image data line. The following illustration shows the video data stream.

**Figure 1 • Video Data Stream**

![Diagram of video data stream]

**Note:**

FS: Frame Start Packet (short packet)
Image: Pixel data of image embedded in Long Packet
FE: Frame End Packet (short packet)

2.1 Hardware Implementation

The following illustration shows the MIPI CSI2 Transmitter solution that contains the MIPI CSI2 Tx IP. This IP is used in conjunction with the PolarFire® MIPI IOD generic interface block and PLL. The illustration shows the pin connection from the MIPI CSI2 Tx IP to the PolarFire IOG. A PLL is required to generate the TxByteClkHs_I clock (Byte clock). The input clock to the PLL is the Pixel clock. The PLL is configured to produce the TxByteClkHs_I clock, the MIPI bit clocks based on the pixel clock, and the number of lanes used.
An external resistor network as shown in following figure is needed to accommodate LP and HS mode transitioning on the same signal pairs and also to bring down the voltage swing to 200 mV during HS clock and data transfers.

**Figure 2** • Architecture of MIPI CSI-2 Transmitter Solution

![Architecture of MIPI CSI-2 Transmitter Solution](image)

The following illustration shows the architecture of MIPI CSI-2 transmitter core.

**Figure 3** • Implementation of MIPI CSI-2 Transmitter Core

![Implementation of MIPI CSI-2 Transmitter Core](image)
2.2 Design Description

This section describes the different internal modules of the IP.

2.2.1 Pixel to Byte Conversion

This module converts the incoming pixel data to bytes based on the number of lanes the IP is configured to. The user is expected to transmit the pixels along with the control signals line_valid_i, frame_valid_i, and virtual channel number (vc_i). It uses a cross clock FIFO to convert the data coming from pixel clock to byte clock domain. It also generates the byte enable signal, which validates the byte data.

2.2.2 Packet Formatter

This module consists of two blocks—Header insertion and lane distribution block. On detecting the control signals (frame_valid_i), it transmits the frame start short packet, then long packet with the header inserted and the data from the pixel to byte conversion module. It also generates a packet_en signal to validate the MIPI packet data. When vertical resolution number of packets are completed, frame end short packet is generated. It also calculates the error correction code (ECC) and appends to the packet header.

Figure 4 • FSM Implementation of High-Speed Data Generation

![FSM Implementation Diagram]
2.2.3 PLL

Pixel_clock_i is the input clock with which incoming pixels are sampled. A PLL is used to generate the byte clock (TxByteClkHs_i) and bit clocks used by the MIPI DPHY block (PolarFire IOD). TxByteClkHs_i must be configured such that the output MIPI CSI-2 compliant packets sent on the interface are sampled. The following equations show the relation between Pixel_clock_i and TxByteClkHs_i depending on the number of lanes configured.

Pixel_clock_i = TxByteClkHs_i × Number of Lanes × 8 bits per pixel.

MIPI bit clock = 4 × TxByteClkHs_i

There are two serial clocks—0° and 90° phase shift.

Microsemi supports RAW8 and RAW10 data types. For RAW8 data type, one pixel (8 bits) per clock is transmitted and for RAW10 data type, one pixel (10 bits) per clock is transmitted.

2.2.4 Low Power/High-Speed

When the MIPI packet_en is asserted, transition to high-speed mode follows this sequence: LP-11, LP-01, LP-00, HS0/1. It controls the HS request path and the timing using the parameters based on MIPI DPHY Specification version 1.1. LP request, Escape mode and Turn around modes are not supported.

2.2.5 DPHY TX

This module uses PolarFire IOD generic blocks to convert byte data to serial data. Gearing Ratio 4 is used to convert the parallel data to serial data. It outputs both HS and LP signals (clock and data). It also controls the switch between HS and LP using the HS_CLK_SEL and HS_DATA_SEL signals.

2.2.6 CRC Calculator

This module uses the bytes generated from the pixel to byte conversion module and calculate the 16-bit CRC for the generated bytes. This 16-bit CRC is sent to the packet formatter, which appends at the end of the long packet.

2.3 Inputs and Outputs

The following table lists the input and output ports of the MIPI CSI-2 Tx configuration parameters.

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RESET_n_I</td>
<td>Input</td>
<td></td>
<td>Active low asynchronous reset signal to design</td>
</tr>
<tr>
<td>Pixel_clock_i</td>
<td>Input</td>
<td></td>
<td>Input clock with which incoming pixels are sampled</td>
</tr>
<tr>
<td>TxByteClkHs_i</td>
<td>Input</td>
<td></td>
<td>Tx Byte clock. This clock must be configured such that the pixels sent on the MIPI CSI-2 interface are sampled according to it</td>
</tr>
<tr>
<td>vc_i</td>
<td>Input</td>
<td>[1:0]</td>
<td>Virtual Channel Identifier.</td>
</tr>
<tr>
<td>data_in_i</td>
<td>Input</td>
<td>[G_DATAWIDTH-1:0]</td>
<td>Input Pixel Data. Supports RAW8 and RAW10 data types</td>
</tr>
<tr>
<td>frame_valid_i</td>
<td>Input</td>
<td></td>
<td>Asserts high for every valid frame</td>
</tr>
<tr>
<td>line_valid_i</td>
<td>Input</td>
<td></td>
<td>Asserts high when the valid packet is available</td>
</tr>
<tr>
<td>L(0-3)_LP_DATA</td>
<td>Output</td>
<td></td>
<td>Low power data (P side)</td>
</tr>
<tr>
<td>L(0-3)_LP_DATA_N</td>
<td>Output</td>
<td></td>
<td>Low power data (N side)</td>
</tr>
<tr>
<td>LP_CLK</td>
<td>Output</td>
<td></td>
<td>Low power clock (P side)</td>
</tr>
<tr>
<td>LP_CLK_N</td>
<td>Output</td>
<td></td>
<td>Low power clock (N side)</td>
</tr>
<tr>
<td>L(0-3)_TXD_DATA</td>
<td>Output</td>
<td>[7:0]</td>
<td>Lane0 to Lane3 transmit bytes.</td>
</tr>
</tbody>
</table>
2.4 Configuration Parameters

The following table lists the description of the configuration parameters used in the hardware implementation of MIPI CSI-2 transmitter block. These are generic parameters and can vary based on the application requirements.

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>g_DATAWIDTH</td>
<td>Input pixel data width. Supports 8-bit and 10-bit</td>
</tr>
<tr>
<td>g_HORIZANTAL_RESOLUTION</td>
<td>Active horizontal resolution</td>
</tr>
<tr>
<td>g_LANE_WIDTH</td>
<td>Number of MIPI lanes</td>
</tr>
<tr>
<td>g_TX_BYTE_FREQ</td>
<td>TxByteClkHs_I value derived by the calculation</td>
</tr>
<tr>
<td>g_FREE_RUNNING_CLOCK</td>
<td>Continuous clock mode select</td>
</tr>
</tbody>
</table>

2.5 Timing Diagrams

2.5.1 Long Packet

The following illustration shows the timing waveform of long packet for one lane.

Figure 5 • Timing Waveform of Long Packet

2.6 Resource Utilization

The following table lists the resource utilization of a sample MIPI CSI-2 transmitter core implemented in a PolarFire MPF300T-1FCG1152I device for RAW8 four lanes configuration.

<table>
<thead>
<tr>
<th>Cell Usage</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DFFs</td>
<td>906</td>
</tr>
<tr>
<td>4-input LUTs</td>
<td>900</td>
</tr>
<tr>
<td>LSRAM</td>
<td>11</td>
</tr>
</tbody>
</table>