

DS0143
Datasheet
PolarFire XT
May 2018



Contents

1	Revision History	1
1.1	Revision 1.1	1
1.2	Revision 1.0	1
2	Overview	2
3	References	3
4	Device Offering	4
5	Silicon Status	5
6	DC Characteristics	6
6.1	Absolute Maximum Rating	6
6.2	Recommended Operating Conditions	6
6.2.1	DC Characteristics over Recommended Operating Conditions	8
6.2.2	Maximum Allowed Overshoot and Undershoot	8
6.3	Input and Output	12
6.3.1	DC Input and Output Levels	12
6.3.2	Differential DC Input and Output Levels	15
6.3.3	Complementary Differential DC Input and Output Levels	17
6.3.4	HSIO On-Die Termination	19
6.3.5	GPIO On-Die Termination	20
7	AC Switching Characteristics	21
7.1	I/O Standards Specifications	21
7.1.1	Input Delay Measurement Methodology	21
7.1.2	Output Delay Measurement Methodology	24
7.1.3	Input Buffer Speed	26
7.1.4	Output Buffer Speed	28
7.1.5	Maximum PHY Rate for Memory Interface IP	30
7.1.6	User I/O Switching Characteristics	30
7.2	Clocking Specifications	31
7.2.1	Clocking	31
7.2.2	PLL	32
7.2.3	DLL	33
7.2.4	RC Oscillators	34
7.3	Fabric Specifications	35
7.3.1	Math Blocks	35
7.3.2	SRAM Blocks	36
7.4	Transceiver Switching Characteristics	37
7.4.1	Transceiver Performance	37

7.4.2	Transceiver Reference Clock Performance	37
7.4.3	Transceiver Reference Clock I/O Standards	38
7.4.4	Transceiver Interface Performance	39
7.4.5	Transmitter Performance	39
7.4.6	Receiver Performance	41
7.5	Transceiver Protocol Characteristics	42
7.5.1	PCI Express	42
7.5.2	Interlaken	43
7.5.3	10GbE (10GBASE-R)	43
7.5.4	SGMII and QSGMII	43
7.5.5	CPRI	44
7.5.6	JESD204B	44
7.6	Non-Volatile Characteristics	45
7.6.1	FPGA Programming Cycle and Retention	45
7.6.2	FPGA Programming Time	45
7.6.3	FPGA Bitstream Sizes	45
7.6.4	Digest Cycles	46
7.6.5	Digest Time	47
7.6.6	Verify Time	47
7.6.7	Secure NVM Performance	47
7.6.8	Secure NVM Programming Cycles	48
7.7	System Services	48
7.7.1	System Services Throughput Characteristics	48
7.8	Fabric Macros	49
7.8.1	UJTAG Switching Characteristics	49
7.9	Power-Up to Functional Timing	50
7.9.1	Power-On (Cold) Reset Initialization Sequence	50
7.9.2	Warm Reset Initialization Sequence	50
7.9.3	Power-On Reset Voltages	51
7.9.4	Design Dependence of Cold Boot and Warm Boot	52
7.9.5	Cold Reset to Fabric and IOs (Low Speed) Functional	52
7.9.6	Warm Reset to Fabric and IOs (Low Speed) Functional	52
7.9.7	Miscellaneous Initialization Parameters	53
7.9.8	IO Calibration	53
7.10	Dedicated Pins	53
7.10.1	JTAG Switching Characteristics	53
7.10.2	SPI Switching Characteristics	54
7.10.3	SmartDebug Probe Switching Characteristics	54
7.10.4	DEVRST_N Switching Characteristics	55

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 1.1

Revision 1.1 was published in June 2018. The following is a summary of changes.

- Figure 3 was removed.
- Retention characteristics were specified in the section [Non-Volatile Characteristics \(see page 45\)](#).

1.2 Revision 1.0

Revision 1.0 was published in March 2018. It was the first publication of this document.

2 Overview

This datasheet describes PolarFire® XT FPGA device characteristics with industrial temperature range (–40 °C to 100 °C T_J) and extended commercial temperature range (0 °C to 100 °C T_J). The devices are provided with a standard speed grade (STD) and a –1 speed grade with higher performance. The FPGA core supply V_{DD} can operate at 1.0 V for lower-power or 1.05 V for higher performance. Similarly, the transceiver core supply V_{DDA} can also operate at 1.0 V or 1.05 V. Users select the core operating voltage while creating the project.

3 References

The following documents are recommended references. For more information about PolarFire static and dynamic power data, see the [PolarFire Power Estimator Spreadsheet](#).

- [PO0137](#): PolarFire FPGA Product Overview
- [ER0215](#): PolarFire XT FPGA Device Errata
- [UG0722](#): PolarFire FPGA Packaging and Pin Descriptions Users Guide
- [UG0726](#): PolarFire FPGA Board Design User Guide
- [UG0686](#): PolarFire FPGA User I/O User Guide
- [UG0680](#): PolarFire FPGA Fabric User Guide
- [UG0714](#): PolarFire FPGA Programming User Guide
- [UG0684](#): PolarFire FPGA Clocking Resources User Guide
- [UG0687](#): PolarFire FPGA 1G Ethernet Solutions User Guide
- [UG0727](#): PolarFire FPGA 10G Ethernet Solutions User Guide
- [UG0748](#): PolarFire FPGA Low Power User Guide
- [UG0676](#): PolarFire FPGA DDR Memory Controller User Guide
- [UG0743](#): PolarFire FPGA Debugging User Guide
- [UG0725](#): PolarFire FPGA Device Power-Up and Resets User Guide
- [UG0677](#): PolarFire FPGA Transceiver User Guide
- [UG0685](#): PolarFire FPGA PCI Express User Guide
- [UG0753](#): PolarFire FPGA Security User Guide
- [UG0752](#): PolarFire FPGA Power Estimator User Guide

4 Device Offering

The following table lists the PolarFire XT FPGA device options.

Table 1 • PolarFire XT FPGA Device Options

Options	Extended Commercial 0 °C–100 °C	Industrial –40 °C–100 °C	STD	–1	Transceivers T	Lower Static Power “L”	Data Security “S”
MPF300XT	Yes	Yes	Yes	Yes	Yes	N/A	N/A

5 Silicon Status

There are three silicon status levels:

- **Advanced**—initial estimated information based on simulations
- **Preliminary**—information based on simulation and/or initial characterization
- **Production**—final production silicon data

The following table shows the status of the PolarFire FPGA device.

Table 2 • PolarFire XT FPGA Silicon Status

Device	Silicon Status
MPF300XT	Production

6 DC Characteristics

This section lists the DC characteristics of the PolarFire XT FPGA device.

6.1 Absolute Maximum Rating

The following table lists the absolute maximum ratings for PolarFire XT devices.

Table 3 • Absolute Maximum Rating

Parameter	Symbol	Min	Max	Unit
FPGA core power supply	V _{DD}	-0.5	1.13	V
Transceiver Tx and Rx lanes supply	V _{DDA}	-0.5	1.13	V
Programming and HSIO receiver supply	V _{DD18}	-0.5	2.0	V
FPGA core and FPGA PLL high-voltage supply	V _{DD25}	-0.5	2.7	V
Transceiver PLL high-voltage supply	V _{DDA25}	-0.5	2.7	V
Transceiver reference clock supply	V _{DD_XCVR_CLK}	-0.5	3.6	V
Global V _{REF} for transceiver reference clocks	XCVR _{VREF}	-0.5	3.6	V
HSIO DC I/O supply ²	V _{DDIx}	-0.5	2.0	V
GPIO DC I/O supply ²	V _{DDIx}	-0.5	3.6	V
Dedicated I/O DC supply for JTAG and SPI	V _{DDI3}	-0.5	3.6	V
GPIO auxiliary power supply for I/O bank x ²	V _{DDAUXx}	-0.5	3.6	V
Maximum DC input voltage on GPIO	V _{IN}	-0.5	3.8	V
Maximum DC input voltage on HSIO	V _{IN}	-0.5	2.2	V
Transceiver Receiver absolute input voltage	Transceiver V _{IN}	-0.5	1.26	V
Transceiver Reference clock absolute input voltage	Transceiver REFCLK V _{IN}	-0.5	3.6	V
Storage temperature (ambient) ¹	T _{STG}	-65	150	°C
Junction temperature ¹	T _J	-55	135	°C
Maximum soldering temperature RoHS	T _{SOLROHS}		260	°C
Maximum soldering temperature leaded	T _{SOLPB}		220	°C

1. See [FPGA Programming Cycles vs Retention Characteristics \(see page 45\)](#) for retention time vs. temperature. The total time used in calculating the device retention includes storage time and the device stored temperature.
2. The power supplies for a given I/O bank x are shown as V_{DDIx} and V_{DDAUXx}.

6.2 Recommended Operating Conditions

The following table lists the recommended operating conditions.

Table 4 • Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
FPGA core supply at 1.0 V mode ¹	V _{DD}	0.97	1.00	1.03	V
FPGA core supply at 1.05 V mode ¹	V _{DD}	1.02	1.05	1.08	V
Transceiver TX and RX lanes supply at 1.0 V mode ¹	V _{DDA}	0.97	1.00	1.03	V
Transceiver TX and RX lanes supply at 1.05 V mode ¹	V _{DDA}	1.02	1.05	1.08	V
Programming and HSIO receiver supply	V _{DD18}	1.71	1.80	1.89	V

Parameter	Symbol	Min	Typ	Max	Unit
FPGA core and FPGA PLL high-voltage supply	V _{DD25}	2.425	2.50	2.575	V
Transceiver PLL high-voltage supply	V _{DDA25}	2.425	2.50	2.575	V
Transceiver reference clock supply –3.3 V nominal	V _{DD_XCVR_CLK}	3.135	3.3	3.465	V
Transceiver reference clock supply –2.5 V nominal	V _{DD_XCVR_CLK}	2.375	2.5	2.625	V
Global V _{REF} for transceiver reference clocks ³	XCVR _{VREF}	Ground		V _{DD_XCVR_CLK}	V
HSIO DC I/O supply. Allowed nominal options: 1.2 V, 1.35 V, 1.5 V, and 1.8 V ⁴	V _{DDix}	1.14	Various	1.89	V
GPIO DC I/O supply. Allowed nominal options: 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V ^{2,4}	V _{DDix}	1.14	Various	3.465	V
Dedicated I/O DC supply for JTAG and SPI (GPIO Bank 3). Allowed nominal options: 1.8 V, 2.5 V, and 3.3 V	V _{DDI3}	1.71	Various	3.465	V
GPIO auxiliary supply for I/O bank x with V _{DDix} = 3.3 V nominal ^{2,4}	V _{DDAUXx}	3.135	3.3	3.465	V
GPIO auxiliary supply for I/O bank x with V _{DDix} = 2.5 V nominal or lower ^{2,4}	V _{DDAUXx}	2.375	2.5	2.625	V
Extended commercial temperature range	T _J	0		100	°C
Industrial temperature range		–40		100	°C
Extended commercial programming temperature range	T _{PRG}	0		100	°C
Industrial programming temperature range		–40		100	°C

1. V_{DD} and V_{DDA} can independently operate at 1.0 V or 1.05 V nominal. These supplies are not dynamically adjustable.
2. For GPIO buffers where I/O bank is designated as bank number, if V_{DDix} is 2.5 V nominal or 3.3 V nominal, V_{DDAUXx} must be connected to the V_{DDix} supply for that bank. If V_{DDix} for a given GPIO bank is <2.5 V nominal, V_{DDAUXx} per I/O bank must be powered at 2.5 V nominal.
3. XCVR_{VREF} globally sets the reference voltage of the transceiver's single-ended reference clock input buffers. It is typically near V_{DD_XCVR_CLK}/2 V but is allowed in the specified range.
4. The power supplies for a given I/O bank x are shown as VDDix and VDDAUXx.

6.2.1 DC Characteristics over Recommended Operating Conditions

The following table lists the DC characteristics over recommended operating conditions.

Table 5 • DC Characteristics over Recommended Operating Conditions

Parameter	Symbol	Min	Max	Unit	Condition
Input pin capacitance ¹	C _{IN} (dedicated GPIO)		5.6	pf	
	C _{IN} (GPIO)		5.6	pf	
	C _{IN} (HSIO)		2.8	pf	
Input or output leakage current per pin	I _L (GPIO)		10	μA	I/O disabled, high – Z
	I _L (HSIO)		10	μA	I/O disabled, high – Z
Input rise time (10%–90% of V _{DDiX}) ^{2, 3, 4}	T _{RISE}	0.66	2.64	ns	V _{DDiX} = 3.3 V
Input rise time (10%–90% of V _{DDiX}) ^{2, 3, 4}		0.50	2.00	ns	V _{DDiX} = 2.5 V
Input rise time (10%–90% of V _{DDiX}) ^{2, 3, 4}		0.36	1.44	ns	V _{DDiX} = 1.8 V
Input rise time (10%–90% of V _{DDiX}) ^{2, 3, 4}		0.30	1.20	ns	V _{DDiX} = 1.5 V
Input rise time (10%–90% of V _{DDiX}) ^{2, 3, 4}		0.24	0.96	ns	V _{DDiX} = 1.2 V
Input fall time (90%–10% of V _{DDiX}) ^{2, 3, 4}	T _{FALL}	0.66	2.64	ns	V _{DDiX} = 3.3 V
Input fall time (90%–10% of V _{DDiX}) ^{2, 3, 4}		0.50	2.00	ns	V _{DDiX} = 2.5 V
Input fall time (90%–10% of V _{DDiX}) ^{2, 3, 4}		0.36	1.44	ns	V _{DDiX} = 1.8 V
Input fall time (90%–10% of V _{DDiX}) ^{2, 3, 4}		0.30	1.20	ns	V _{DDiX} = 1.5 V
Input fall time (90%–10% of V _{DDiX}) ^{2, 3, 4}		0.24	0.96	ns	V _{DDiX} = 1.2 V
Pad pull-up when V _{IN} = 0 ⁵	I _{PU}	137	220	μA	V _{DDiX} = 3.3 V
Pad pull-up when V _{IN} = 0 ⁵		102	166	μA	V _{DDiX} = 2.5 V
Pad pull-up when V _{IN} = 0		68	115	μA	V _{DDiX} = 1.8 V
Pad pull-up when V _{IN} = 0		51	88	μA	V _{DDiX} = 1.5 V
Pad pull-up when V _{IN} = 0 ⁶		29	73	μA	V _{DDiX} = 1.35 V
Pad pull-up when V _{IN} = 0		16	46	μA	V _{DDiX} = 1.2 V
Pad pull-down when V _{IN} = 3.3 V ⁵	I _{PD}	65	187	μA	V _{DDiX} = 3.3 V
Pad pull-down when V _{IN} = 2.5 V ⁵		63	160	μA	V _{DDiX} = 2.5 V
Pad pull-down when V _{IN} = 1.8 V		60	117	μA	V _{DDiX} = 1.8 V
Pad pull-down when V _{IN} = 1.5 V		57	95	μA	V _{DDiX} = 1.5 V
Pad pull-down when V _{IN} = 1.35 V		52	86	μA	V _{DDiX} = 1.35 V
Pad pull-down when V _{IN} = 1.2 V		47	79	μA	V _{DDiX} = 1.2 V

1. Represents the die input capacitance at the pad not the package.
2. Voltage ramp must be monotonic.
3. Numbers based on rail-to-rail input signal swing and minimum 1 V/ns and maximum 4 V/ns. These are to be used for input delay measurement consistency.
4. I/O signal standards with smaller than rail-to-rail input swings can use a nominal value of 200 ps 20%–80% of swing and maximum value of 500 ps 20%–80% of swing.
5. GPIO only.

6.2.2 Maximum Allowed Overshoot and Undershoot

During transitions, input signals may overshoot and undershoot the voltage shown in the following table. Input currents must be limited to less than 100 mA per latch-up specifications.

The maximum overshoot duration is specified as a high-time percentage over the lifetime of the device. A DC signal is equivalent to 100% of the duty-cycle.

The following table shows the maximum AC input voltage (V_{IN}) overshoot duration for HSIO.

Table 6 • Maximum Overshoot During Transitions for HSIO

AC (V_{IN}) Overshoot Duration as % at $T_J = 100\text{ }^\circ\text{C}$	Condition (V)
100	1.8
100	1.85
100	1.9
100	1.95
100	2
100	2.05
100	2.1
100	2.15
100	2.2
90	2.25
30	2.3
7.5	2.35
1.9	2.4

1. Overshoot level is for VDDI at 1.8 V.

The following table shows the maximum AC input voltage (V_{IN}) undershoot duration for HSIO.

Table 7 • Maximum Undershoot During Transitions for HSIO

AC (V_{IN}) Undershoot ¹ Duration as % at $T_J = 100\text{ }^\circ\text{C}$	Condition (V)
100	-0.05
100	-0.1
100	-0.15
100	-0.2
100	-0.25
100	-0.3
100	-0.35
100	-0.4
44	-0.45
14	-0.5
4.8	-0.55
1.6	-0.6

The following table shows the maximum AC input voltage (V_{IN}) overshoot duration for GPIO.

Table 8 • Maximum Overshoot During Transitions for GPIO

AC (V_{IN}) Overshoot Duration as % at $T_J = 100\text{ }^\circ\text{C}$	Condition (V)
100	3.8

AC (V _{IN}) Overshoot Duration as % at T _J = 100 °C	Condition (V)
100	3.85
100	3.9
100	3.95
70	4
50	4.05
33	4.1
22	4.15
14	4.2
9.8	4.25
6.5	4.3
4.4	4.35
3	4.4
2	4.45
1.4	4.5
0.9	4.55
0.6	4.6

1. Overshoot level is for V_{DD1} at 3.3 V.

The following table shows the maximum AC input voltage (V_{IN}) undershoot duration for GPIO.

Table 9 • Maximum Undershoot During Transitions for GPIO

AC (V _{IN}) Undershoot ¹ Duration as % at T _J = 100 °C	Condition (V)
100	-0.5
100	-0.55
100	-0.6
100	-0.65
100	-0.7
100	-0.75
100	-0.8
100	-0.85
100	-0.9
100	-0.95
100	-1
100	-1.05
100	-1.1
100	-1.15
100	-1.2
69	-1.25
45	-1.3

6.2.2.1 Power-Supply Ramp Times

The following table shows the allowable power-up ramp times. Times shown correspond to the ramp of the supply from 0 V to the minimum recommended voltage as specified in the section [Recommended Operating Conditions](#) (see page 6). All supplies must rise and fall monotonically.

Table 10 • Power-Supply Ramp Times

Parameter	Symbol	Min	Max	Unit
FPGA core supply	V _{DD}	0.2	100	ms
Transceiver core supply	V _{DDA}	0.2	100	ms
Must connect to 1.8 V supply	V _{DD18}	0.2	100	ms
Must connect to 2.5 V supply	V _{DD25}	0.2	100	ms
Must connect to 2.5 V supply	V _{DDA25}	0.2	100	ms
HSIO bank I/O power supplies	V _{DDI} [0,1,6,7]	0.2	100	ms
GPIO bank I/O power supplies	V _{DDI} [2,4,5]	0.2	100	ms
Bank 3 dedicated I/O buffers (GPIO)	V _{DDI3}	0.2	100	ms
GPIO bank auxiliary power supplies	V _{DDAUX} [2,4,5]	0.2	100	ms
Transceiver reference clock supply –3.3 V nominal	V _{DD_XCVR_CLK}	0.2	100	ms
Global V _{REF} for transceiver reference clocks	XCVR _{VREF}	0.2	100	ms

Note: For proper operation of programming recovery mode, if a VDD supply brownout occurs during programming, a minimum supply ramp down time for only the VDD supply is recommended to be 10 ms or longer by using programmable regulator or on-board capacitors.

6.2.2.2 Hot Socketing

The following table lists the hot-socketing DC characteristics over recommended operating conditions.

Table 11 • Hot Socketing DC Characteristics over Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Current per transceiver Rx input pin (P or N single-ended) ^{1, 2}	XCVRRX _{HS}			±4	mA	V _{DDA} = 0 V
Current per transceiver Tx output pin (P or N single-ended) ³	XCVRTX _{HS}			±10	mA	V _{DDA} = 0 V
Current per transceiver reference clock input pin (P or N single-ended) ⁴	XCVRREF _{HS}			±1	mA	V _{DD_XCVR_CLK} = 0 V
Current per GPIO pin (P or N single-ended) ⁵	I _{GPIO_HS}			±1	mA	V _{DDiX} = 0 V
Current per HSIO pin (P or N single-ended)						Hot socketing not supported in HSIO.

- Assumes that the device is powered-down, all supplies are grounded, AC-coupled interface, and input pin pairs are driven by a CML driver at the maximum amplitude (1 V pk–pk) that is toggling at any rate with PRBS 2⁷ data.
- Each P and N transceiver input has less than the specified maximum input current.
- Each P and N transceiver output is connected to a 40 Ω resistor (50 Ω CML termination – 20% tolerance) to the maximum allowed output voltage (V_{DDAmax} + 0.3 V = 1.4 V) through an AC-coupling capacitor with all PolarFire device supplies grounded. This shows the current for a worst-case DC coupled interface. As an AC-coupled interface, the output signal will settle at ground and no hot socket current will be seen.
- V_{DD_XCVR_CLK} is powered down and the device is driven to –0.3 V < V_{IN} < V_{DD_XCVR_CLK}.
- V_{DDiX} is powered down and the device is driven to –0.3 V < V_{IN} < GPIO V_{DDImax}.

Note: The following dedicated pins do not support hot socketing: TMS, TDI, TRSTB, DEVRST_N, and FF_EXIT_N. Weak pull up (as specified in GPIO) is always enabled.

6.3 Input and Output

The following section describes:

- DC I/O levels
- Differential and complementary differential DC I/O levels
- HSIO and GPIO on-die termination specifications
- LVDS specifications

6.3.1 DC Input and Output Levels

The following tables list the DC I/O levels.

Table 12 • DC Input Levels

I/O Standard	V _{DDI} Min (V)	V _{DDI} Typ (V)	V _{DDI} Max (V)	V _{IL} Min (V)	V _{IL} Max (V)	V _{IH} Min (V)	V _{IH} ¹ Max (V)
PCI	3.15	3.3	3.45	-0.3	0.3 x V _{DDI}	0.5 x V _{DDI}	3.45
LVTTTL	3.15	3.3	3.45	-0.3	0.8	2	3.45
LVC MOS33	3.15	3.3	3.45	-0.3	0.8	2	3.45
LVC MOS25	2.375	2.5	2.625	-0.3	0.7	1.7	2.625
LVC MOS18	1.71	1.8	1.89	-0.3	0.35 x V _{DDI}	0.65 x V _{DDI}	1.89
LVC MOS15	1.425	1.5	1.575	-0.3	0.35 x V _{DDI}	0.65 x V _{DDI}	1.575
LVC MOS12	1.14	1.2	1.26	-0.3	0.35 x V _{DDI}	0.65 x V _{DDI}	1.26
SSTL25I ²	2.375	2.5	2.625	-0.3	V _{REF} - 0.15	V _{REF} + 0.15	2.625
SSTL25II ²	2.375	2.5	2.625	-0.3	V _{REF} - 0.15	V _{REF} + 0.15	2.625
SSTL18I ²	1.71	1.8	1.89	-0.3	V _{REF} - 0.125	V _{REF} + 0.125	1.89
SSTL18II ²	1.71	1.8	1.89	-0.3	V _{REF} - 0.125	V _{REF} + 0.125	1.89
SSTL15I	1.425	1.5	1.575	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	1.575
SSTL15II	1.425	1.5	1.575	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	1.575
SSTL135I	1.283	1.35	1.418	-0.3	V _{REF} - 0.09	V _{REF} + 0.09	1.418

I/O Standard	V _{DDI} Min (V)	V _{DDI} Typ (V)	V _{DDI} Max (V)	V _{IL} Min (V)	V _{IL} Max (V)	V _{IH} Min (V)	V _{IH} ¹ Max (V)
SSTL135II	1.283	1.35	1.418	-0.3	V _{REF} - 0.09	V _{REF} + 0.09	1.418
HSTL15I	1.425	1.5	1.575	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	1.575
HSTL15II	1.425	1.5	1.575	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	1.575
HSTL135I	1.283	1.35	1.418	-0.3	V _{REF} - 0.09	V _{REF} + 0.09	1.418
HSTL135II	1.283	1.35	1.418	-0.3	V _{REF} - 0.09	V _{REF} + 0.09	1.418
HSTL12I	1.14	1.2	1.26	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	1.26
HSTL12II	1.14	1.2	1.26	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	1.26
HSUL18I	1.71	1.8	1.89	-0.3	0.3 x V _{DDI}	0.7 x V _{DDI}	1.89
HSUL18II	1.71	1.8	1.89	-0.3	0.3 x V _{DDI}	0.7 x V _{DDI}	1.89
HSUL12I	1.14	1.2	1.26	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	1.26
POD12I	1.14	1.2	1.26	-0.3	V _{REF} - 0.08	V _{REF} + 0.08	1.26
POD12II	1.14	1.2	1.26	-0.3	V _{REF} - 0.08	V _{REF} + 0.08	1.26

1. GPIO V_{IH} max is 3.45 V with PCI clamp diode turned off regardless of mode, that is, over-voltage tolerant.
2. For external stub-series resistance. This resistance is on-die for GPIO.

Note: 3.3 V and 2.5 V are only supported in GPIO banks.

Table 13 • DC Output Levels

I/O Standard	V _{DDI} Min (V)	V _{DDI} Typ (V)	V _{DDI} Max (V)	V _{OL} Min (V)	V _{OL} Max (V)	V _{OH} Min (V)	V _{OH} Max (V)	I _{OL} ^{2,6} mA	I _{OH} ^{2,6} mA
PCI ¹	3.15	3.3	3.45		0.1 x V _{DDI}	0.9 x V _{DDI}		1.5	0.5
LVTTL	3.15	3.3	3.45		0.4	2.4			

I/O Standard	V _{DDI} Min (V)	V _{DDI} Typ (V)	V _{DDI} Max (V)	V _{OL} Min (V)	V _{OL} Max (V)	V _{OH} Min (V)	V _{OH} Max (V)	I _{OL} ^{2,6} mA	I _{OH} ^{2,6} mA
LVC MOS33	3.15	3.3	3.45		0.4	V _{DDI} – 0.4			
LVC MOS25	2.375	2.5	2.625		0.4	V _{DDI} – 0.4			
LVC MOS18	1.71	1.8	1.89		0.45	V _{DDI} – 0.45			
LVC MOS15	1.425	1.5	1.575		0.25 x V _{DDI}	0.75 x V _{DDI}			
LVC MOS12	1.14	1.2	1.26		0.25 x V _{DDI}	0.75 x V _{DDI}			
SSTL25I ³	2.375	2.5	2.625		V _{TT} – 0.608	V _{TT} + 0.608		8.1	8.1
SSTL25II ³	2.375	2.5	2.625		V _{TT} – 0.810	V _{TT} + 0.810		16.2	16.2
SSTL18I ³	1.71	1.8	1.89		V _{TT} – 0.603	V _{TT} + 0.603		6.7	6.7
SSTL18II ³	1.71	1.8	1.89		V _{TT} – 0.603	V _{TT} + 0.603		13.4	13.4
SSTL15I ⁴	1.425	1.5	1.575		0.2 x V _{DDI}	0.8 x V _{DDI}		V _{OL} /40	(V _{DDI} – V _{OH})/40
SSTL15II ⁴	1.425	1.5	1.575		0.2 x V _{DDI}	0.8 x V _{DDI}		V _{OL} /34	(V _{DDI} – V _{OH})/34
SSTL135I ⁴	1.283	1.35	1.418		0.2 x V _{DDI}	0.8 x V _{DDI}		V _{OL} /40	(V _{DDI} – V _{OH})/40
SSTL135II ⁴	1.283	1.35	1.418		0.2 x V _{DDI}	0.8 x V _{DDI}		V _{OL} /34	(V _{DDI} – V _{OH})/34
HSTL15I	1.425	1.5	1.575		0.4	V _{DDI} – 0.4		8	8
HSTL15II	1.425	1.5	1.575		0.4	V _{DDI} – 0.4		16	16
HSTL135I ⁴	1.283	1.35	1.418		0.2 x V _{DDI}	0.8 x V _{DDI}		V _{OL} /50	(V _{DDI} – V _{OH})/50
HSTL135II ⁴	1.283	1.35	1.418		0.2 x V _{DDI}	0.8 x V _{DDI}		V _{OL} /25	(V _{DDI} – V _{OH})/25

I/O Standard	V _{DDI} Min (V)	V _{DDI} Typ (V)	V _{DDI} Max (V)	V _{OL} Min (V)	V _{OL} Max (V)	V _{OH} Min (V)	V _{OH} Max (V)	I _{OL} ^{2,6} mA	I _{OH} ^{2,6} mA
HSTL12I ⁴	1.14	1.2	1.26	0.1	0.9			V _{OL} /50	(V _{DDI} - V _{OH}) /50
				x	x				
				V _{DDI}	V _{DDI}				
HSTL12II ⁴	1.14	1.2	1.26	0.1	0.9			V _{OL} /25	(V _{DDI} - V _{OH}) /25
				x	x				
				V _{DDI}	V _{DDI}				
HSUL18I ⁴	1.71	1.8	1.89	0.1	0.9			V _{OL} /55	(V _{DDI} - V _{OH}) /55
				x	x				
				V _{DDI}	V _{DDI}				
HSUL18II ⁴	1.71	1.8	1.89	0.1	0.9			V _{OL} /25	(V _{DDI} - V _{OH}) /25
				x	x				
				V _{DDI}	V _{DDI}				
HSUL12I ⁴	1.14	1.2	1.26	0.1	0.9			V _{OL} /40	(V _{DDI} - V _{OH}) /40
				x	x				
				V _{DDI}	V _{DDI}				
POD12I ^{4,5}	1.14	1.2	1.26	0.5				V _{OL} /48	(V _{DDI} - V _{OH}) /48
				x					
				V _{DDI}					
POD12II ^{4,5}	1.14	1.2	1.26	0.5				V _{OL} /34	(V _{DDI} - V _{OH}) /34
				x					
				V _{DDI}					

1. Drive strengths per PCI specification V/I curves.
2. Refer to [UG0686: PolarFire FPGA User I/O User Guide](#) for details on supported drive strengths.
3. For external stub-series resistance. This resistance is on-die for GPIO.
4. I_{OL}/I_{OH} Units for impedance standards in Amps (not mA).
5. VOH_MAX based on external pull-up termination (pseudo-open drain).
6. The total DC sink/source current of all IOs within a lane is limited as follows:
 - a. HSIO lane: 120 mA per 12 IO buffers.
 - b. GPIO lane: 160 mA per 12 IO buffers.

Note: 3.3 V and 2.5 V are only supported in GPIO banks.

6.3.2 Differential DC Input and Output Levels

The follow tables list the differential DC I/O levels.

Table 14 • Differential DC Input Levels

I/O Standard	Bank Type	VICM_Range Libero Setting	VICM ^{1,3} Min (V)	VICM ^{1,3} Typ (V)	VICM ^{1,3} Max (V)	V _{ID} ² Min (V)	V _{ID} Typ (V)	V _{ID} Max (V)
LVDS33	GPIO	Mid (default)	0.6	1.25	2.35	0.1	0.35	0.6
		Low	0.05	0.4	0.8	0.1	0.35	0.6
LVDS25	GPIO	Mid (default)	0.6	1.25	2.35	0.1	0.35	0.6
		Low	0.05	0.4	0.8	0.1	0.35	0.6
LVDS18 ⁴	GPIO	Mid (default)	0.6	1.25	1.65	0.1	0.35	0.6
		Low	0.05	0.4	0.8	0.1	0.35	0.6
LVDS18	HSIO	Mid (default)	0.6	1.25	1.65	0.1	0.35	0.6
LCMDS33	GPIO	Mid (default)	0.6	1.25	2.35	0.1	0.35	0.6
		Low	0.05	0.4	0.8	0.1	0.35	0.6
LCMDS25	GPIO	Mid (default)	0.6	1.25	2.35	0.1	0.35	0.6

I/O Standard	Bank Type	VICM_Range Libero Setting	V _{ICM} ^{1,3} Min (V)	V _{ICM} ^{1,3} Typ (V)	V _{ICM} ^{1,3} Max (V)	V _{ID} ² Min (V)	V _{ID} Typ (V)	V _{ID} Max (V)
RSDS33	GPIO	Low	0.05	0.4	0.8	0.1	0.35	0.6
		Mid (default)	0.6	1.25	2.35	0.1	0.2	0.6
RSDS25	GPIO	Low	0.05	0.4	0.8	0.1	0.2	0.6
		Mid (default)	0.6	1.25	2.35	0.1	0.2	0.6
RSDS18 ⁵	HSIO	Mid (default)	0.6	1.25	1.65	0.1	0.2	0.6
MINILVDS33	GPIO	Low	0.05	0.4	0.8	0.1	0.3	0.6
		Mid (default)	0.6	1.25	2.35	0.1	0.3	0.6
MINILVDS25	GPIO	Low	0.05	0.4	0.8	0.1	0.3	0.6
		Mid (default)	0.6	1.25	2.35	0.1	0.3	0.6
MINILVDS18 ⁵	HSIO	Mid (default)	0.6	1.25	1.65	0.1	0.3	0.6
SUBLVDS33	GPIO	Low	0.05	0.4	0.8	0.1	0.15	0.3
		Mid (default)	0.6	0.9	2.35	0.1	0.15	0.3
SUBLVDS25	GPIO	Low	0.05	0.4	0.8	0.1	0.15	0.3
		Mid (default)	0.6	0.9	2.35	0.1	0.15	0.3
SUBLVDS18 ⁵	HSIO	Mid (default)	0.6	0.9	1.65	0.1	0.15	0.3
PPDS33	GPIO	Low	0.05	0.4	0.8	0.1	0.2	0.6
		Mid (default)	0.6	0.8	2.35	0.1	0.2	0.6
PPDS25	GPIO	Low	0.05	0.4	0.8	0.1	0.2	0.6
		Mid (default)	0.6	0.8	2.35	0.1	0.2	0.6
PPDS18 ⁵	HSIO	Mid (default)	0.6	0.8	1.65	0.1	0.2	0.6
SLVS33 ⁶	GPIO	Low	0.05	0.2	0.8	0.1	0.2	0.3
		Mid (default)	0.6	1.25	2.35	0.1	0.2	0.3
SLVS25 ⁶	GPIO	Low	0.05	0.2	0.8	0.1	0.2	0.3
		Mid (default)	0.6	1.25	2.35	0.1	0.2	0.3
SLVS18 ⁵	HSIO	Mid (default)	0.6	1.00	1.65	0.1	0.2	0.3
HCSL33 ⁶	GPIO	Low	0.05	0.35	0.8	0.1	0.55	1.1
		Mid (default)	0.6	1.25	2.35	0.1	0.55	1.1
HCSL25 ⁶	GPIO	Low	0.05	0.35	0.8	0.1	0.55	1.1
		Mid (default)	0.6	1.25	2.35	0.1	0.55	1.1
HCSL18 ⁵	HSIO	Mid (default)	0.6	1.0	1.65	0.1	0.55	1.1
BUSLVDS25	GPIO	Low	0.05	0.4	0.8	0.05	0.1	V _{DDIn}
		Mid (default)	0.6	1.25	2.35	0.05	0.1	V _{DDIn}
MLVDSE25	GPIO	Low	0.05	0.4	0.8	0.05	0.35	2.4
		Mid (default)	0.6	1.25	2.35	0.05	0.35	2.4
LVPECL33	GPIO	Low	0.05	0.4	0.8	0.05	0.8	2.4
		Mid (default)	0.6	1.65	2.35	0.05	0.8	2.4
LVPECLE33	GPIO	Low	0.05	0.4	0.8	0.05	0.8	2.4
		Mid (default)	0.6	1.65	2.35	0.05	0.8	2.4

1. V_{ICM} is the input common mode.
2. V_{ID} is the input differential voltage.

3. V_{ICM} rules are as follows:
 - a. V_{ICM} must be less than $V_{DDI} - 0.4$ V;
 - b. $V_{ICM} + V_{ID}/2$ must be $<V_{DDI} + 0.4$ V;
 - c. $V_{ICM} - V_{ID}/2$ must be $>V_{SS} - 0.3$ V;
 - d. Any differential input with $V_{ICM} \leq 0.6$ V requires the low common mode setting in Libero ($V_{ICM_Range}=LOW$).
4. $V_{DDI} = 1.8$ V, $V_{DDAUX} = 2.5$ V.
5. HSIO receiver only.
6. GPIO receiver only.

Table 15 • Differential DC Output Levels

I/O Standard	Bank Type	V_{OCM}^1 Min (V)	V_{OCM} Typ (V)	V_{OCM} Max (V)	V_{OD}^2 Min (V)	V_{OD}^2 Typ (V)	V_{OD}^2 Max (V)
LVDS33	GPIO		1.2		0.25	0.35	0.45
LVDS25	GPIO		1.2		0.25	0.35	0.45
LCMDS33	GPIO		0.6		0.25	0.35	0.45
LCMDS25	GPIO		0.6		0.25	0.35	0.45
RSDS33	GPIO		1.2		0.17	0.2	0.23
RSDS25	GPIO		1.2		0.17	0.2	0.23
MINILVDS33	GPIO		1.2		0.3	0.4	0.6
MINILVDS25	GPIO		1.2		0.3	0.4	0.6
SUBLVDS33	GPIO		0.9		0.1	0.15	0.3
SUBLVDS25	GPIO		0.9		0.1	0.15	0.3
PPDS33	GPIO		0.8		0.17	0.2	0.23
PPDS25	GPIO		0.8		0.17	0.2	0.23
SLVSE15 ³	GPIO, HSIO		0.2		0.12	0.135	0.15
BUSLVDS25 ³	GPIO		1.25		0.24	0.262	0.272
MLVDSE25 ³	GPIO		1.25		0.396	0.442	0.453
LVPECLE33 ³	GPIO		1.65		0.664	0.722	0.755

1. V_{OCM} is the output common mode voltage.
2. V_{OD} is the output differential voltage.
3. Emulated output only.

6.3.3 Complementary Differential DC Input and Output Levels

The following tables list the complementary differential DC I/O levels.

Table 16 • Complementary Differential DC Input Levels

I/O Standard	V_{DDI} Min (V)	V_{DDI} Typ (V)	V_{DDI} Max (V)	$V_{ICM}^{1,3}$ Min (V)	$V_{ICM}^{1,3}$ Typ (V)	$V_{ICM}^{1,3}$ Max (V)	V_{ID}^2 Min (V)	V_{ID} Max (V)
SSTL25I	2.375	2.5	2.625	1.164	1.250	1.339	0.1	
SSTL25II	2.375	2.5	2.625	1.164	1.250	1.339	0.1	
SSTL18I	1.71	1.8	1.89	0.838	0.900	0.964	0.1	
SSTL18II	1.71	1.8	1.89	0.838	0.900	0.964	0.1	
SSTL15I	1.425	1.5	1.575	0.698	0.750	0.803	0.1	
SSTL15II	1.425	1.5	1.575	0.698	0.750	0.803	0.1	

I/O Standard	V _{DDI} Min (V)	V _{DDI} Typ (V)	V _{DDI} Max (V)	V _{ICM} ^{1,3} Min (V)	V _{ICM} ^{1,3} Typ (V)	V _{ICM} ^{1,3} Max (V)	V _{ID} ² Min (V)	V _{ID} Max (V)
SSTL135I	1.283	1.35	1.418	0.629	0.675	0.723	0.1	
SSTL135II	1.283	1.35	1.418	0.629	0.675	0.723	0.1	
HSTL15I	1.425	1.5	1.575	0.698	0.750	0.803	0.1	
HSTL15II	1.425	1.5	1.575	0.698	0.750	0.803	0.1	
HSTL135I	1.283	1.35	1.418	0.629	0.675	0.723	0.1	
HSTL135II	1.283	1.35	1.418	0.629	0.675	0.723	0.1	
HSTL12I	1.14	1.2	1.26	0.559	0.600	0.643	0.1	
HSUL18I	1.71	1.8	1.89	0.838	0.900	0.964	0.1	
HSUL18II	1.71	1.8	1.89	0.838	0.900	0.964	0.1	
HSUL12I	1.14	1.2	1.26	0.559	0.600	0.643	0.1	
POD12I	1.14	1.2	1.26	0.787	0.840	0.895	0.1	
POD12II	1.14	1.2	1.26	0.787	0.840	0.895	0.1	

1. V_{ICM} is the input common mode voltage.
2. V_{ID} is the input differential voltage.
3. V_{ICM} rules are as follows:
 - a. V_{ICM} must be less than V_{DDI} - 0.4V;
 - b. V_{ICM} + V_{ID}/2 must be < V_{DDI} + 0.4 V;
 - c. V_{ICM} - V_{ID}/2 must be > V_{SS} - 0.3 V.

Table 17 • Complementary Differential DC Output Levels

I/O Standard	V _{DDI} Min (V)	V _{DDI} Typ (V)	V _{DDI} Max (V)	V _{OL} ³ Min (V)	V _{OL} Max (V)	V _{OH} ¹ Min (V)	I _{OL} ² Min (mA)	I _{OH} ² Min (mA)
SSTL25I	2.375	2.5	2.625		V _{TT} - 0.608	V _{TT} + 0.608	8.1	8.1
SSTL25II	2.375	2.5	2.625		V _{TT} - 0.810	V _{TT} + 0.810	16.2	16.2
SSTL18I	1.71	1.8	1.89		V _{TT} - 0.603	V _{TT} + 0.603	6.7	6.7
SSTL18II	1.71	1.8	1.89		V _{TT} - 0.603	V _{TT} + 0.603	13.4	13.4
SSTL15I ⁴	1.425	1.5	1.575		0.2 × V _{DDI}	0.8 × V _{DDI}	V _{OL} /40	(V _{DDI} - V _{OH})/40
SSTL15II ⁴	1.425	1.5	1.575		0.2 × V _{DDI}	0.8 × V _{DDI}	V _{OL} /34	(V _{DDI} - V _{OH})/34
SSTL135I ⁴	1.283	1.35	1.418		0.2 × V _{DDI}	0.8 × V _{DDI}	V _{OL} /40	(V _{DDI} - V _{OH})/40
SSTL135II ⁴	1.283	1.35	1.418		0.2 × V _{DDI}	0.8 × V _{DDI}	V _{OL} /34	(V _{DDI} - V _{OH})/34
HSTL15I	1.425	1.5	1.575		0.4	V _{DDI} - 0.4	8	8
HSTL15II	1.425	1.5	1.575		0.4	V _{DDI} - 0.4	16	16
HSTL135I ⁴	1.283	1.35	1.418		0.2 × V _{DDI}	0.8 × V _{DDI}	V _{OL} /50	(V _{DDI} - V _{OH})/50
HSTL135II ⁴	1.283	1.35	1.418		0.2 × V _{DDI}	0.8 × V _{DDI}	V _{OL} /25	(V _{DDI} - V _{OH})/25
HSTL12I ⁴	1.14	1.2	1.26		0.1 × V _{DDI}	0.9 × V _{DDI}	V _{OL} /50	(V _{DDI} - V _{OH})/50
HSUL18I ⁴	1.71	1.8	1.89		0.1 × V _{DDI}	0.9 × V _{DDI}	V _{OL} /55	(V _{DDI} - V _{OH})/55
HSUL18II ⁴	1.71	1.8	1.89		0.1 × V _{DDI}	0.9 × V _{DDI}	V _{OL} /25	(V _{DDI} - V _{OH})/25
HSUL12I ⁴	1.14	1.2	1.26		0.1 × V _{DDI}	0.9 × V _{DDI}	V _{OL} /40	(V _{DDI} - V _{OH})/40
POD12I ^{3,4}	1.14	1.2	1.26		0.5 × V _{DDI}		V _{OL} /48	(V _{DDI} - V _{OH})/48
POD12II ^{3,4}	1.14	1.2	1.26		0.5 × V _{DDI}		V _{OL} /34	(V _{DDI} - V _{OH})/34

1. V_{OH} is the single-ended high-output voltage.
2. The total DC sink/source current of all IOs within a lane is limited as follows:
 - a. HSIO lane: 120 mA per 12 IO buffers.
 - b. GPIO lane: 160 mA per 12 IO buffers
3. V_{OH_MAX} based on external pull-up termination (pseudo-open drain).
4. I_{OL}/I_{OH} Units for impedance standards in Amps (not mA).

6.3.4 HSIO On-Die Termination

The following tables lists the on-die termination calibration accuracy specifications for HSIO bank.

Table 18 • Single-Ended Thevenin Termination (Internal Parallel Thevenin Termination)

Min (%)	Typ	Max (%)	Unit	Condition
-40	50	20	Ω	$V_{DDI} = 1.8\text{ V}/1.5\text{ V}/1.35\text{ V}/1.2\text{ V}$
-40	75	20	Ω	$V_{DDI} = 1.8\text{ V}$
-40	150	20	Ω	$V_{DDI} = 1.8\text{ V}$
-20	20	20	Ω	$V_{DDI} = 1.5\text{ V}/1.35\text{ V}$
-20	30	20	Ω	$V_{DDI} = 1.5\text{ V}/1.35\text{ V}$
-20	40	20	Ω	$V_{DDI} = 1.5\text{ V}/1.35\text{ V}$
-20	60	20	Ω	$V_{DDI} = 1.5\text{ V}/1.35\text{ V}$
-20	120	20	Ω	$V_{DDI} = 1.5\text{ V}/1.35\text{ V}$
-20	60	20	Ω	$V_{DDI} = 1.2\text{ V}$
-20	120	20	Ω	$V_{DDI} = 1.2\text{ V}$

Note: Thevenin impedance is calculated based on independent P and N as measured at 50% of V_{DDI} . For 50 Ω /75 Ω /150 Ω cases, nearest supported values of 40 Ω /60 Ω /120 Ω are used.

Table 19 • Single-Ended Termination to VDDI (Internal Parallel Termination to VDDI)

Min (%)	Typ	Max (%)	Unit	Condition
-20	34	20	Ω	$V_{DDI} = 1.2\text{ V}$
-20	40	20	Ω	$V_{DDI} = 1.2\text{ V}$
-20	48	20	Ω	$V_{DDI} = 1.2\text{ V}$
-20	60	20	Ω	$V_{DDI} = 1.2\text{ V}$
-20	80	20	Ω	$V_{DDI} = 1.2\text{ V}$
-20	120	20	Ω	$V_{DDI} = 1.2\text{ V}$
-20	240	20	Ω	$V_{DDI} = 1.2\text{ V}$

Note: Measured at 80% of V_{DDI} .

Table 20 • Single-Ended Termination to VSS (Internal Parallel Termination to VSS)

Min (%)	Typ	Max (%)	Unit	Condition
-20	120	20	Ω	$V_{DDI} = 1.8\text{ V}/1.5\text{ V}$
-20	240	20	Ω	$V_{DDI} = 1.8\text{ V}/1.5\text{ V}$
-20	120	20	Ω	$V_{DDI} = 1.2\text{ V}$
-20	240	20	Ω	$V_{DDI} = 1.2\text{ V}$

Note: Measured at 50% of V_{DDI} .

6.3.5 GPIO On-Die Termination

The following table lists the on-die termination calibration accuracy specifications for GPIO bank.

Table 21 • On-Die Termination Calibration Accuracy Specifications for GPIO Bank

Parameter	Description	Min (%)	Typ	Max (%)	Unit	Condition
Differential termination ¹	Internal differential termination	-20	100	20	Ω	$V_{CM} < 0.8$ V, common mode selection PC_REG_VSEL = "11"
		-20	100	40	Ω	0.6 V < V_{CM} < 1.65 V, common mode selection PC_REG_VSEL = "00"
		-20	100	80	Ω	1.4 V < V_{CM} , common mode selection PC_REG_VSEL = "00"
Single-ended thevenin termination ^{2,3}	Internal parallel thevenin termination	-40	50	20	Ω	$V_{DDI} = 1.8$ V/1.5 V
		-40	75	20	Ω	$V_{DDI} = 1.8$ V
		-40	150	20	Ω	$V_{DDI} = 1.8$ V
		-20	20	20	Ω	$V_{DDI} = 1.5$ V
		-20	30	20	Ω	$V_{DDI} = 1.5$ V
		-20	40	20	Ω	$V_{DDI} = 1.5$ V
		-20	60	20	Ω	$V_{DDI} = 1.5$ V
		-20	120	20	Ω	$V_{DDI} = 1.5$ V
Single-ended termination to V_{SS} ^{4,5}	Internal parallel termination to V_{SS}	-20	120	20	Ω	$V_{DDI} = 2.5$ V/1.8 V/1.5 V/1.2 V
		-20	240	20	Ω	$V_{DDI} = 2.5$ V/1.8 V/1.5 V/1.2 V

1. Measured across P to N with 400 mV bias.
2. Thevenin impedance is calculated based on independent P and N as measured at 50% of V_{DDI} .
3. For 50 Ω /75 Ω /150 Ω cases, nearest supported values of 40 Ω /60 Ω /120 Ω are used.
4. Measured at 50% of V_{DDI} .
5. Supported terminations vary with the IO type regardless of V_{DDI} nominal voltage. Refer to Libero for available combinations.

7 AC Switching Characteristics

This section contains the AC switching characteristics of the PolarFire XT FPGA device.

7.1 I/O Standards Specifications

This section describes I/O delay measurement methodology, buffer speed, switching characteristics, digital latency, gearing training calibration, and maximum physical interface (PHY) rate for memory interface IP.

7.1.1 Input Delay Measurement Methodology

The following table provides information about the methodology for input delay measurement.

Table 22 • Input Delay Measurement Methodology

Standard	Description	V_L^1	V_H^1	V_{ID}^2	V_{ICM}^2	$V_{MEAS}^{3,4}$	$V_{REF}^{1,5}$	Unit
PCI	PCIE 3.3 V	0	VDDI			VDDI/2		V
LVTTL33	LVTTL 3.3 V	0	VDDI			VDDI/2		V
LVCNOS33	LVCNOS 3.3 V	0	VDDI			VDDI/2		V
LVCNOS25	LVCNOS 2.5 V	0	VDDI			VDDI/2		V
LVCNOS18	LVCNOS 1.8 V	0	VDDI			VDDI/2		V
LVCNOS15	LVCNOS 1.5 V	0	VDDI			VDDI/2		V
LVCNOS12	LVCNOS 1.2 V	0	VDDI			VDDI/2		V
SSTL25I	SSTL 2.5 V Class I	$V_{REF} -$ 0.5	$V_{REF} +$ 0.5			V_{REF}	1.25	V
SSTL25II	SSTL 2.5 V Class II	$V_{REF} -$ 0.5	$V_{REF} +$ 0.5			V_{REF}	1.25	V
SSTL18I	SSTL 1.8 V Class I	$V_{REF} -$ 0.5	$V_{REF} +$ 0.5			V_{REF}	0.90	V
SSTL18II	SSTL 1.8 V Class II	$V_{REF} -$ 0.5	$V_{REF} +$ 0.5			V_{REF}	0.90	V
SSTL15I	SSTL 1.5 V Class I	$V_{REF} -$.175	$V_{REF} +$.175			V_{REF}	0.75	V
SSTL15II	SSTL 1.5 V Class II	$V_{REF} -$.175	$V_{REF} +$.175			V_{REF}	0.75	V
SSTL135I	SSTL 1.35 V Class I	$V_{REF} -$.16	$V_{REF} +$.16			V_{REF}	0.675	V
SSTL135II	SSTL 1.35 V Class II	$V_{REF} -$.16	$V_{REF} +$.16			V_{REF}	0.675	V
HSTL15I	HSTL 1.5 V Class I	$V_{REF} -$.5	$V_{REF} +$.5			V_{REF}	0.75	V
HSTL15II	HSTL 1.5 V Class II	$V_{REF} -$.5	$V_{REF} +$.5			V_{REF}	0.75	V
HSTL135I	HSTL 1.35 V Class I	$V_{REF} -$ 0.45	$V_{REF} +$ 45			V_{REF}	0.675	V
HSTL135II	HSTL 1.35 V Class II	$V_{REF} -$.45	$V_{REF} +$.45			V_{REF}	0.675	V
HSTL12	HSTL 1.2 V	$V_{REF} -$.4	$V_{REF} +$.4			V_{REF}	0.60	V

Standard	Description	V_L^1	V_H^1	V_{ID}^2	V_{ICM}^2	$V_{MEAS}^{3,4}$	$V_{REF}^{1,5}$	Unit
HSUL18I	HSUL 1.8 V Class I	$V_{REF} -$ 0.54	$V_{REF} +$ 0.54			V_{REF}	0.90	V
HSUL18II	HSUL 1.8 V Class II	$V_{REF} -$ 0.54	$V_{REF} +$ 0.54			V_{REF}	0.90	V
HSUL12	HSUL 1.2 V	$V_{REF} -$.22	$V_{REF} +$.22			V_{REF}	0.60	V
POD12I	Pseudo open drain (POD) logic 1.2 V Class I	$V_{REF} -$.15	$V_{REF} +$.15			V_{REF}	0.84	V
POD12II	POD 1.2 V Class II	$V_{REF} -$.15	$V_{REF} +$.15			V_{REF}	0.84	V
LVDS33	Low-voltage differential signaling (LVDS) 3.3 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	1.250	0		V
LVDS25	LVDS 2.5 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	1.250	0		V
LVDS18	LVDS 1.8 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.900	0		V
RSDS33	RSDS 3.3 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	1.250	0		V
RSDS25	RSDS 2.5 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	1.250	0		V
RSDS18	RSDS 1.8 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	1.250	0		V
MINILVDS33	Mini-LVDS 3.3 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	1.250	0		V
MINILVDS25	Mini-LVDS 2.5 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	1.250	0		V
MINILVDS18	Mini-LVDS 1.8 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	1.250	0		V
SUBLVDS33	Sub-LVDS 3.3 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.900	0		V
SUBLVDS25	Sub-LVDS 2.5 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.900	0		V
SUBLVDS18	Sub-LVDS 1.8 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.900	0		V
PPDS33	Point-to-point differential signaling 3.3 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.800	0		V
PPDS25	PPDS 2.5 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.800	0		V
PPDS18	PPDS 1.8 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.800	0		V
SLVS33	Scalable low- voltage signaling 3.3 V	$V_{ICM} -$.125	$V_{ICM} +$.125	0.250	0.200	0		V

Standard	Description	V_L^1	V_H^1	V_{ID}^2	V_{ICM}^2	$V_{MEAS}^{3,4}$	$V_{REF}^{1,5}$	Unit
SLVS25	SLVS 2.5 V	$V_{ICM} - .125$	$V_{ICM} + .125$	0.250	0.200	0		V
SLVS18	SLVS 1.8 V	$V_{ICM} - .125$	$V_{ICM} + .125$	0.250	0.200	0		V
HCSL33	High-speed current steering logic (HCSL) 3.3 V	$V_{ICM} - .125$	$V_{ICM} + .125$	0.250	0.350	0		V
HCSL25	HCSL 2.5 V	$V_{ICM} - .125$	$V_{ICM} + .125$	0.250	0.350	0		V
HCSL18	HCSL 1.8 V	$V_{ICM} - .125$	$V_{ICM} + .125$	0.250	0.350	0		V
BLVDSE25 ⁶	Bus LVDS 2.5 V	$V_{ICM} - .125$	$V_{ICM} + .125$	0.250	1.250	0		V
MLVDSE25 ⁶	Multipoint LVDS 2.5 V	$V_{ICM} - .125$	$V_{ICM} + .125$	0.250	1.250	0		V
LVPECL33	Low-voltage positive emitter coupled logic	$V_{ICM} - .125$	$V_{ICM} + .125$	0.250	1.650	0		V
LVPECL33 ⁶	Low-voltage positive emitter coupled logic	$V_{ICM} - .125$	$V_{ICM} + .125$	0.250	1.650	0		V
SSTL25I	Differential SSTL 2.5 V Class I	$V_{ICM} - .125$	$V_{ICM} + .125$	0.250	1.250	0		V
SSTL25II	Differential SSTL 2.5 V Class II	$V_{ICM} - .125$	$V_{ICM} + .125$	0.250	1.250	0		V
SSTL18I	Differential SSTL 1.8 V Class I	$V_{ICM} - .125$	$V_{ICM} + .125$	0.250	0.900	0		V
SSTL18II	Differential SSTL 1.8 V Class II	$V_{ICM} - .125$	$V_{ICM} + .125$	0.250	0.900	0		V
SSTL15	Differential SSTL 1.5 V Class I	$V_{ICM} - .125$	$V_{ICM} + .125$	0.250	0.750	0		V
SSTL135	Differential SSTL 1.5 V Class II	$V_{ICM} - .125$	$V_{ICM} + .125$	0.250	0.750	0		V
HSTL15I	Differential HSTL 1.5 V Class I	$V_{ICM} - .125$	$V_{ICM} + .125$	0.250	0.750	0		V
HSTL15II	Differential HSTL 1.5 V Class II	$V_{ICM} - .125$	$V_{ICM} + .125$	0.250	0.750	0		V
HSTL135I	Differential HSTL 1.35 V Class I	$V_{ICM} - .125$	$V_{ICM} + .125$	0.250	0.675	0		V

Standard	Description	V_L^1	V_H^1	V_{ID}^2	V_{ICM}^2	$V_{MEAS}^{3,4}$	$V_{REF}^{1,5}$	Unit
HSTL135II	Differential HSTL 1.35 V Class II	V_{ICM}^- .125	V_{ICM}^+ .125	0.250	0.675	0		V
HSTL12	Differential HSTL 1.2 V	V_{ICM}^- .125	V_{ICM}^+ .125	0.250	0.600	0		V
HSUL18I	Differential HSUL 1.8 V Class I	V_{ICM}^- .125	V_{ICM}^+ .125	0.250	0.900	0		V
HSUL18II	Differential HSUL 1.8 V Class II	V_{ICM}^- .125	V_{ICM}^+ .125	0.250	0.900	0		V
HSUL12	Differential HSUL 1.2 V	V_{ICM}^- .125	V_{ICM}^+ .125	0.250	0.600	0		V
POD12I	Differential POD 1.2 V Class I	V_{ICM}^- .125	V_{ICM}^+ .125	0.250	0.600	0		V
POD12II	Differential POD 1.2 V Class II	V_{ICM}^- .125	V_{ICM}^+ .125	0.250	0.600	0		V

1. Measurements are made at typical, minimum, and maximum V_{REF} values. Reported delays reflect worst-case of these measurements. V_{REF} values listed are typical. Input waveform switches between V_L and V_H . All rise and fall times must be 1 V/ns.
2. Differential receiver standards all use 250 mV V_{ID} for timing. V_{ICM} is different between different standards.
3. Input voltage level from which measurement starts.
4. The value given is the differential input voltage.
5. This is an input voltage reference that bears no relation to the V_{REF}/V_{MEAS} parameters found in IBIS models or shown in [Output Delay Measurement—Single-Ended Test Setup](#) (see page 26).
6. Emulated bi-directional interface.

7.1.2 Output Delay Measurement Methodology



The following section provides information about the methodology for output delay measurement.

Table 23 • Output Delay Measurement Methodology

Standard	Description	R_{REF} (Ω)	C_{REF} (pF)	V_{MEAS} (V)	V_{REF} (V)
PCI	PCIe 3.3 V	25	10	1.65	
LVTTTL33	LVTTTL 3.3 V	1M	0	1.65	
LVC MOS33	LVC MOS 3.3 V	1M	0	1.65	
LVC MOS25	LVC MOS 2.5 V	1M	0	1.25	
LVC MOS18	LVC MOS 1.8 V	1M	0	0.90	
LVC MOS15	LVC MOS 1.5 V	1M	0	0.75	
LVC MOS12	LVC MOS 1.2 V	1M	0	0.60	
SSTL25I	Stub-series terminated logic 2.5 V Class I	50	0	V_{REF}	1.25
SSTL25II	SSTL 2.5 V Class II	50	0	V_{REF}	1.25
SSTL18I	SSTL 1.8 V Class I	50	0	V_{REF}	0.9
SSTL18II	SSTL 1.8 V Class II	50	0	V_{REF}	0.9
SSTL15I	SSTL 1.5 V Class I	50	0	V_{REF}	0.75

Standard	Description	R _{REF} (Ω)	C _{REF} (pF)	V _{MEAS} (V)	V _{REF} (V)
SSTL15II	SSTL 1.5 V Class II	50	0	V _{REF}	0.75
SSTL135I	SSTL 1.35 V Class I	50	0	V _{REF}	0.675
SSTL135II	SSTL 1.35 V Class II	50	0	V _{REF}	0.675
HSTL15I	High-speed transceiver logic (HSTL) 1.5 V Class I	50	0	V _{REF}	0.75
HSTL15II	HSTL 1.5 V Class II	50	0	V _{REF}	0.75
HSTL135I	HSTL 1.35 V Class I	50	0	V _{REF}	0.675
HSTL135II	HSTL 1.35 V Class II	50	0	V _{REF}	0.675
HSTL12	HSTL 1.2 V	50	0	V _{REF}	0.6
HSUL18I	High-Speed Unterminated logic 1.8 V Class I	50	0	V _{REF}	0.9
HSUL18II	HSUL 1.8 V Class II	50	0	V _{REF}	0.9
HSUL12	HSUL 1.2 V	50	0	V _{REF}	0.6
POD12I	Pseudo open drain (POD) logic 1.2 V Class I	50	0	V _{REF}	0.84
POD12II	POD 1.2 V Class II	50	0	V _{REF}	0.84
LVDS33	LVDS 3.3 V	100	0	0 ¹	0
LVDS25	LVDS 2.5 V	100	0	0 ¹	0
LVDS18	LVDS 1.8 V	100	0	0 ¹	0
RSDS33	Reduced swing differential signaling 3.3 V	100	0	0 ¹	0
RSDS25	RSDS 2.5 V	100	0	0 ¹	0
RSDS18	RSDS 1.8 V	100	0	0 ¹	0
MINILVDS33	Mini-LVDS 3.3 V	100	0	0 ¹	0
MINILVDS25	Mini-LVDS 2.5 V	100	0	0 ¹	0
SUBLVDS33	Sub-LVDS 3.3 V	100	0	0 ¹	0
SUBLVDS25	Sub-LVDS 2.5 V	100	0	0 ¹	0
PPDS33	Point-to-point differential signaling 3.3 V	100	0	0 ¹	0
PPDS25	PPDS 2.5 V	100	0	0 ¹	0
BUSLVDS25	Bus LVDS	100	0	0 ¹	0
MLVDSE25	Multipoint LVDS 2.5 V	100	0	0 ¹	0
LVPECLE33	Low-voltage positive emitter-coupled logic	100	0	0 ¹	0

1. The value given is the differential output voltage.

Figure 1 • Output Delay Measurement—Single-Ended Test Setup

Figure 2 • Output Delay Measurement—Differential Test Setup


7.1.3 Input Buffer Speed

The following tables provide information about input buffer speed.

Table 24 • HSIO Maximum Input Buffer Speed

Standard	STD	-1	Unit
LVDS18	1250	1250	Mbps
RSDS18	800	800	Mbps
MINILVDS18	800	800	Mbps
SUBLVDS18	800	800	Mbps
PPDS18	800	800	Mbps
SLVS18	800	800	Mbps
SSTL18I	800	1066	Mbps
SSTL18II	800	1066	Mbps
SSTL15I	1066	1333	Mbps
SSTL15II	1066	1333	Mbps
SSTL135I	1066	1333	Mbps
SSTL135II	1066	1333	Mbps

Standard	STD	-1	Unit
HSTL15I	900	1100	Mbps
HSTL15II	900	1100	Mbps
HSTL135I	1066	1066	Mbps
HSTL135II	1066	1066	Mbps
HSUL18I	400	400	Mbps
HSUL18II	400	400	Mbps
HSUL12	1066	1333	Mbps
HSTL12	1066	1266	Mbps
POD12I	1333	1600	Mbps
POD12II	1333	1600	Mbps
LVC MOS18 (12 mA)	500	500	Mbps
LVC MOS15 (10 mA)	500	500	Mbps
LVC MOS12 (8 mA)	300	300	Mbps

1. Performance is achieved with VID \geq 200 mV.

Table 25 • GPIO Maximum Input Buffer Speed

Standard	STD	-1	Unit
LVDS25/LVDS33/LCMDS25/LCMDS33	1250	1600	Mbps
RSDS25/RSDS33	800	800	Mbps
MINILVDS25/MINILVDS33	800	800	Mbps
SUBLVDS25/SUBLVDS33	800	800	Mbps
PPDS25/PPDS33	800	800	Mbps
SLVS25/SLVS33	800	800	Mbps
SLVSE15	800	800	Mbps
HCSL25/HCSL33	800	800	Mbps
BUSLVDSE25	800	800	Mbps
MLVDSE25	800	800	Mbps
LVPECL33	800	800	Mbps
SSTL25I	800	800	Mbps
SSTL25II	800	800	Mbps
SSTL18I	800	800	Mbps
SSTL18II	800	800	Mbps
SSTL15I	800	800	Mbps
SSTL15II	800	800	Mbps
HSTL15I	800	800	Mbps
HSTL15II	800	800	Mbps
HSUL18I	400	400	Mbps
HSUL18II	400	400	Mbps
PCI	500	500	Mbps
LVTTTL33 (20 mA)	500	500	Mbps
LVC MOS33 (20 mA)	500	500	Mbps
LVC MOS25 (16 mA)	500	500	Mbps

Standard	STD	-1	Unit
LVC MOS18 (12 mA)	500	500	Mbps
LVC MOS15 (10 mA)	500	500	Mbps
LVC MOS12 (8 mA)	300	300	Mbps

1. All SSTLD/HSTLD/HSULD/LVSTLD/POD type receivers use the LVDS differential receiver.
2. Performance is achieved with VID \geq 200 mV.

7.1.4 Output Buffer Speed

The following tables provide information about output buffer speed.

Table 26 • HSIO Maximum Output Buffer Speed

Standard	STD	-1	Unit
SSTL18I	800	1066	Mbps
SSTL18II	800	1066	Mbps
SSTL18I (differential)	800	1066	Mbps
SSTL18II (differential)	800	1066	Mbps
SSTL15I	1066	1333	Mbps
SSTL15II	1066	1333	Mbps
SSTL15I (differential)	1066	1333	Mbps
SSTL15II (differential)	1066	1333	Mbps
SSTL135I	1066	1333	Mbps
SSTL135II	1066	1333	Mbps
SSTL135I (differential)	1066	1333	Mbps
SSTL135II (differential)	1066	1333	Mbps
HSTL15I	900	1100	Mbps
HSTL15II	900	1100	Mbps
HSTL15I (differential)	900	1100	Mbps
HSTL15II (differential)	900	1100	Mbps
HSTL135I	1066	1066	Mbps
HSTL135II	1066	1066	Mbps
HSTL135I (differential)	1066	1066	Mbps
HSTL135II (differential)	1066	1066	Mbps
HSUL18I	400	400	Mbps
HSUL18II	400	400	Mbps
HSUL18II (differential)	400	400	Mbps
HSUL12	1066	1333	Mbps
HSUL12I (differential)	1066	1333	Mbps
HSTL12	1066	1266	Mbps
HSTL12I (differential)	1066	1266	Mbps
POD12I	1333	1600	Mbps
POD12II	1333	1600	Mbps
LVC MOS18 (12 mA)	500	500	Mbps
LVC MOS15 (10 mA)	500	500	Mbps

Standard	STD	-1	Unit
LVC MOS12 (8 mA)	250	300	Mbps

Table 27 • GPIO Maximum Output Buffer Speed

Standard	STD	-1	Unit
LVDS25/LCMDS25	1250	1250	Mbps
LVDS33/LCMDS33	1250	1600	Mbps
RS DS25	800	800	Mbps
MINILVDS25	800	800	Mbps
SUBLVDS25	800	800	Mbps
PPDS25	800	800	Mbps
SLVSE15	500	500	Mbps
BUSLV DSE25	500	500	Mbps
MLVDSE25	500	500	Mbps
LVPECLE33	500	500	Mbps
SSTL25I	800	800	Mbps
SSTL25II	800	800	Mbps
SSTL25I (differential)	800	800	Mbps
SSTL25II (differential)	800	800	Mbps
SSTL18I	800	800	Mbps
SSTL18II	800	800	Mbps
SSTL18I (differential)	800	800	Mbps
SSTL18II (differential)	800	800	Mbps
SSTL15I	800	800	Mbps
SSTL15II	800	800	Mbps
SSTL15I (differential)	800	800	Mbps
SSTL15II (differential)	800	800	Mbps
HSTL15I	800	800	Mbps
HSTL15II	800	800	Mbps
HSTL15I (differential)	800	800	Mbps
HSTL15II (differential)	800	800	Mbps
HSUL18I	400	400	Mbps
HSUL18II	400	400	Mbps
HSUL18I (differential)	400	400	Mbps
HSUL18II (differential)	400	400	Mbps
PCI	500	500	Mbps
LV TTL33 (20 mA)	500	500	Mbps
LVC MOS33 (20 mA)	500	500	Mbps
LVC MOS25 (16 mA)	500	500	Mbps
LVC MOS18 (12 mA)	500	500	Mbps
LVC MOS15 (10 mA)	500	500	Mbps
LVC MOS12 (8 mA)	250	300	Mbps

7.1.5 Maximum PHY Rate for Memory Interface IP

The following tables provide information about the maximum PHY rate for memory interface IP.

Table 28 • Maximum PHY Rate for Memory Interfaces IP for HSIO Banks

Memory Standard	Gearing Ratio	V _{DDAUX}	V _{DDI}	STD (Mbps)	-1 (Mbps)	Fabric STD (MHz)	Fabric -1 (MHz)
DDR4 ¹	8:1	1.8 V	1.2 V	1333	1600	167	200
DDR3	8:1	1.8 V	1.5 V	1067	1333	133	167
DDR3L	8:1	1.8 V	1.35 V	1067	1333	133	167
LPDDR3	8:1	1.8 V	1.2 V	1067	1333	133	167

- Table represents DDR4 in the FC1152 package for all data widths without ECC and CRC enabled. DDR4 in the FCG484 and FCVG484 packages are limited to 16-bit interfaces for 1600 Mbps support when no bridging is used.

Note: When applications require bank clock bridging, the maximum PHY rate should be reduced by one grade. For example, DDR4 1600 Mbps is reduced to 1333 Mbps when bank clock bridging is used. As another example, DDR3 1333 Mbps is reduced to 1067 Mbps when bank clock bridging is used.

7.1.6 User I/O Switching Characteristics

The following section describes characteristics for user I/O switching.

For more information about user I/O timing, see the *PolarFire I/O Timing Spreadsheet* (to be released).

7.1.6.1 I/O Digital

The following tables provide information about I/O digital.

Table 29 • I/O Digital Receive Double-Data Rate Switching Characteristics

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Clock-to-Data Condition
F _{MAX}	RX_DDR_G_A	Rx DDR			335			335	MHz	From a global clock source, aligned with DLL delay
F _{MAX}	RX_DDR_L_A	Rx DDR			250			250	MHz	From a lane clock source, aligned with DLL delay
F _{MAX}	RX_DDR_G_C	Rx DDR			335			335	MHz	From a global clock source, centered
F _{MAX}	RX_DDR_L_C	Rx DDR			250			250	MHz	From a lane clock source, centered

Table 30 • I/O Digital Transmit Double-Data Rate Switching Characteristics

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Forwarded Clock-to-Data Skew
Output F _{MAX}	TX_DDR_G_A	Tx DDR			335			335	MHz	From a global clock source, aligned

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Forwarded Clock-to-Data Skew
In delay, out delay, DLL delay step sizes			12.7	30	35	12.7	25	29.5	ps	

Table 31 • I/O CDR Switching Characteristics

Parameter	Min	Max	Unit
Data rate	266	1250	Mbps
Receiver Sinusoidal jitter tolerance ¹	0.2		UI

1. Jitter values based on bit error ratio (BER) of 10⁻¹², 80 MHz sinusoidal jitter injected to Rx data.

Note: See the LVDS output buffer specifications for transmit characteristics.

7.2 Clocking Specifications

This section describes the PLL and DLL clocking and oscillator specifications.

7.2.1 Clocking

The following table provides clocking specifications.

Table 32 • Global and Regional Clock Characteristics (–40 °C to 100 °C)

Parameter	Symbol	V _{DD} = 1.0 V STD	V _{DD} = 1.0 V –1	V _{DD} = 1.05 V STD	V _{DD} = 1.05 V –1	Unit	Condition
Global clock F _{MAX}	F _{MAXG}	500	500	500	500	MHz	
Regional clock F _{MAX}	F _{MAXR}	375	375	375	375	MHz	Transceiver interfaces only
	F _{MAXR}	250	250	250	250	MHz	All other interfaces
Global clock duty cycle distortion	T _{DCDG}	190	190	190	190	ps	At 500 MHz
Regional clock duty cycle distortion	T _{DCDR}	120	120	120	120	ps	At 250 MHz

The following table provides clocking specifications from –40 °C to 100 °C.

Table 33 • High-Speed I/O Clock Characteristics (–40 °C to 100 °C)

Parameter	Symbol	V _{DD} =	V _{DD} =	V _{DD} =	V _{DD} =	Unit	Condition
		1.0 V STD	1.0 V –1	1.05 V STD	1.05 V –1		
High-speed I/O clock F _{MAX}	F _{MAXB}	1000	1250	1000	1250	MHz	HSIO and GPIO
High-speed I/O clock skew ¹	F _{SKEWB}	30	20	30	20	ps	HSIO without bridging
	F _{SKEWB}	600	500	600	500	ps	HSIO with bridging
	F _{SKEWB}	45	35	45	35	ps	GPIO without bridging
	F _{SKEWB}	75	60	75	60	ps	GPIO with bridging
High-speed I/O clock duty cycle distortion ²	T _{DCB}	90	90	90	90	ps	HSIO without bridging
	T _{DCB}	115	115	115	115	ps	HSIO with bridging
	T _{DCB}	90	90	90	90	ps	GPIO without bridging
	T _{DCB}	115	115	115	115	ps	GPIO with bridging

1. F_{SKEWB} is the worst-case clock-tree skew observable between sequential I/O elements. Clock-tree skew is significantly smaller at I/O registers close to each other and fed by the same or adjacent clock-tree branches. Use the Microsemi Timing Analyzer tool to evaluate clock skew specific to the design.
2. Parameters listed in this table correspond to the worst-case duty cycle distortion observable at the I/O flip flops. IBIS should be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times for any I/O standard.

7.2.2

PLL

The following table provides information about PLL.

Table 34 • PLL Electrical Characteristics

Parameter	Symbol	Min	Typ	Max	Unit
Input clock frequency (integer mode)	F _{INI}	1		1250	MHz
Input clock frequency (fractional mode)	F _{INF}	10		1250	MHz
Minimum reference or feedback pulse width ¹	F _{INPULSE}	200			ps
Frequency at the Frequency Phase Detector (PFD) (integer mode)	F _{PHDETI}	1		312	MHz
Frequency at the PFD (fractional mode)	F _{PHDETF}	10	50	125	MHz
Allowable input duty cycle	F _{INDUTY}	25		75	%
Maximum input period clock jitter (reference and feedback clocks) ²	F _{MAXINJ}		120	1000	ps
PLL VCO frequency	F _{VCO}	800		5000	MHz
Loop bandwidth (Int) ³	F _{BW}	F _{PHDETI} /55	F _{PHDETI} /44	F _{PHDETI} /30	MHz
Loop bandwidth (FRAC) ³	F _{BW}	F _{PHDETI} /91	F _{PHDETI} /77	F _{PHDETI} /56	MHz

Parameter	Symbol	Min	Typ	Max	Unit
Static phase offset of the PLL outputs ⁴	T _{SPO}			Max (±60 ps, ±0.5 degrees)	ps
PLL output duty cycle precision	T _{OUTDUTY}	48		54	%
PLL lock time ⁵	T _{LOCK}			Max (6.0 μs, 625 PFD cycles)	μs
PLL unlock time ⁶	T _{UNLOCK}	2		8	PFD cycles
PLL output frequency	F _{OUT}	0.050		1250	MHz
Maximum delay in the feedback path ⁷	F _{MAXDFB}			1.5	PFD cycles
Spread spectrum modulation spread ⁸	Mod_Spread	0.1		3.1	%
Spread spectrum modulation frequency ⁹	Mod_Freq	F _{PHDEF} /(128x63)	32	F _{PHDEF} /(128)	KHz

1. Minimum time for high or low pulse width.
2. Maximum jitter the PLL can tolerate without losing lock.
3. Default bandwidth setting of BW_PROP_CTRL = "01" for Integer and Fraction modes leads to the typical estimated bandwidth. This bandwidth can be lowered by setting BW_PROP_CTRL = "00" and can be increased if BW_PROP_CTRL = "10" and will be at the highest value if BW_PROP_CTRL = "11".
4. Maximum (±3-Sigma) phase error between any two outputs with nominally aligned phases.
5. Input clock cycle is REFDIV/F_{REF}. For example, F_{REF} = 25 MHz, REFDIV = 1, lock time = 10.0 (assumes LOCKCOUNTSEL setting = 4'd8 (256 cycles)).
6. Unlock occurs if two cycle slip within LOCKCOUNT/4 PFD cycles.
7. Maximum propagation delay of external feedback path in deskew mode.
8. Programmable capability for depth of down spread or center spread modulation.
9. Programmable modulation rate based on the modulation divider setting (1 to 63).

Note: In order to meet all data sheet specifications, the PLL must be programmed such that the PLL Loop Bandwidth < (0.0017 * VCO Frequency) – 0.4863 MHz. The Libero PLL configuration tool will enforce this rule when creating PLL configurations.

7.2.3 DLL

The following table provides information about DLL.

Table 35 • DLL Electrical Characteristics

Parameter ¹	Symbol	Min	Typ	Max	Unit
Input reference clock frequency	F _{INF}	133		800	MHz
Input feedback clock frequency	F _{INFDBF}	133		800	MHz
Primary output clock frequency	F _{OUTPF}	133		800	MHz
Secondary output clock frequency ²	F _{OUTSF}	33.3		800	MHz
Input clock cycle-to-cycle jitter	F _{INJ}			200	ps
Output clock period cycle-to-cycle jitter (w/clean input)	T _{OUTJITTERP}			300	ps
Output clock-to-clock skew between two outputs with the same phase settings	T _{SKEW}			±200	ps
DLL lock time	T _{LOCK}	16		16K	Reference clock cycles
Minimum reset pulse width	T _{MRPW}	3			ns

Parameter ¹	Symbol	Min	Typ	Max	Unit
Minimum input pulse width ³	T _{MIPW}	20			ns
Minimum input clock pulse width high	T _{MIPWH}	400			ps
Minimum input clock pulse width low	T _{MIPWL}	400			ps
Delay step size	T _{DEL}	12.7	30	35	ps
Maximum delay block delay ⁴	T _{DELMAX}	1.8		4.8	ns
Output clock duty cycle (w/ 50% duty cycle input) ⁵	T _{DUTY}	40		60	%
Output clock duty cycle (in phase reference mode) ⁵	T _{DUTY50}	45		55	%

1. For all DLL modes.
2. Secondary output clock divided by four option.
3. On load, direction, move, hold, and update input signals.
4. 128 delay taps in one delay block.
5. Without duty cycle correction enabled.

7.2.4 RC Oscillators

The following tables provide internal RC clock resources for user designs and additional information about designing systems with RF front end information about emitters generated on-chip to support programming operations.

Table 36 • 2 MHz RC Oscillator Electrical Characteristics

Parameter	Symbol	Min	Typ	Max	Unit
Operating frequency	RC _{2FREQ}		2		MHz
Accuracy	RC _{2FACC}	-4		4	%
Duty cycle	RC _{2ZDC}	46		54	%
Peak-to-peak output period jitter	RC _{2PJIT}		5	10	ns
Peak-to-peak output cycle-to-cycle jitter	RC _{2CIIT}		5	10	ns
Operating current (V _{DD25})	RC _{2IVPPA}			60	μA
Operating current (V _{DD})	RC _{2IVDD}			2.6	μA

Table 37 • 160 MHz RC Oscillator Electrical Characteristics

Parameter	Symbol	Min	Typ	Max	Unit
Operating frequency	RC _{SCFREQ}		160		MHz
Accuracy	RC _{SCFACC}	-4		4	%
Duty cycle	RC _{SCDC}	47		52	%
Peak-to-peak output period jitter	RC _{SCPJIT}			600	ps
Peak-to-peak output cycle-to-cycle jitter	RC _{SCCIIT}			172	ps
Operating current (V _{DD25})	RC _{SCVPPA}			599	μA
Operating current (V _{DD18})	RC _{SCVPP}			0.1	μA
Operating current (V _{DD})	RC _{SCVDD}			60.7	μA

7.3 Fabric Specifications

The following section describes specifications for the fabric.

7.3.1 Math Blocks

The following tables describe math block performance.

Table 38 • Math Block Performance Extended Commercial Range (0 °C to 100 °C)

Parameter	Symbol	Modes	V _{DD} = 1.0 V STD	V _{DD} = 1.0 V –1	V _{DD} = 1.05 V STD	V _{DD} = 1.05 V –1	Unit
Maximum operating frequency	F _{MAX}	18 × 18 multiplication	370	470	440	545	MHz
		18 × 18 multiplication summed with 48-bit input	370	470	440	545	MHz
		18 × 19 multiplier pre-adder ROM mode	365	465	435	540	MHz
		Two 9 × 9 multiplication	370	470	440	545	MHz
		9 × 9 dot product (DOTP)	370	470	440	545	MHz
		Complex 18 × 19 multiplication	360	455	430	530	MHz

Table 39 • Math Block Performance Industrial Range (–40 °C to 100 °C)

Parameter	Symbol	Modes	V _{DD} = 1.0 V STD	V _{DD} = 1.0 V –1	V _{DD} = 1.05 V STD	V _{DD} = 1.05 V –1	Unit
Maximum operating frequency	F _{MAX}	18 × 18 multiplication	365	465	435	545	MHz
		18 × 18 multiplication summed with 48-bit input	365	465	435	545	MHz
		18 × 19 multiplier pre-adder ROM mode	355	460	430	540	MHz
		Two 9 × 9 multiplication	365	465	435	545	MHz
		9 × 9 DOTP	365	465	435	545	MHz
		Complex 18 × 19 multiplication	350	450	425	530	MHz

7.3.2 SRAM Blocks

The following tables describe the LSRAM blocks' performance.

Table 40 • LSRAM Performance Industrial Temperature Range (–40 °C to 100 °C)

Parameter	V _{DD} = 1.0 V STD	V _{DD} = 1.0 V –1	V _{DD} = 1.05 V STD	V _{DD} = 1.05 V –1	Unit	Condition
Operating frequency	343	428	343	428	MHz	Two-port, all supported widths, pipelined, simple-write, and write-feed-through
	309	428	309	428	MHz	Two-port, all supported widths, non-pipelined, simple-write, and write-feed-through
	343	428	343	428	MHz	Dual-port, all supported widths, pipelined, simple-write, and write-feed-through
	309	428	309	428	MHz	Dual-port, all supported widths, non-pipelined, simple-write, and write-feed-through
	343	428	343	428	MHz	Two-port pipelined ECC mode, pipelined, simple-write, and write-feed-through
	279	295	279	295	MHz	Two-port non-pipelined ECC mode, pipelined, simple-write, and write-feed-through
	343	428	343	428	MHz	Two-port pipelined ECC mode, non-pipelined, simple-write, and write-feed-through
	196	285	196	285	MHz	Two-port non-pipelined ECC mode, non-pipelined, simple-write, and write-feed-through
	274	285	274	285	MHz	Two-port, all supported widths, pipelined, and read-before-write
	274	285	274	285	MHz	Two-port, all supported widths, non-pipelined, and read-before-write
	274	285	274	285	MHz	Dual-port, all supported widths, pipelined, and read-before-write
	274	285	274	285	MHz	Dual-port, all supported widths, non-pipelined, and read-before-write
	274	285	274	285	MHz	Two-port pipelined ECC mode, pipelined, and read-before-write
	274	285	274	285	MHz	Two-port non-pipelined ECC mode, pipelined, and read-before-write
	274	285	274	285	MHz	Two-port pipelined ECC mode, non-pipelined, and read-before-write
	193	285	193	285	MHz	Two-port non-pipelined ECC mode, non-pipelined, and read-before-write

Table 41 • μ SRAM Performance

Parameter	Symbol	V _{DD} = 1.0 V STD	V _{DD} = 1.0 V -1	V _{DD} = 1.05 V STD	V _{DD} = 1.05 V -1	Unit	Condition
Operating frequency	F _{MAX}	400	415	450	480	MHz	Write-port
Read access time	T _{ac}		2		2	ns	Read-port

7.4 Transceiver Switching Characteristics

This section describes transceiver switching characteristics.

7.4.1 Transceiver Performance

The following table describes transceiver performance.

Table 42 • PolarFire Transceiver and TXPLL Performance

Parameter	Symbol	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit
Tx data rate ¹	F _{TXRate}	0.25		10.3125	0.25		10.3125	Gbps
Tx OOB (serializer bypass) data rate	F _{TXRateOOB}	DC		1.5	DC		1.5	Gbps
Rx data rate when AC coupled	F _{RxRateAC}	0.25		10.3125	0.25		10.3125	Gbps
Rx data rate when DC coupled	F _{RxRateDC}	0.25		3.2	0.25		3.2	Gbps
Rx OOB (deserializer bypass) data rate	F _{TXRateOOB}	DC		1.25	DC		1.25	Gbps
TXPLL output frequency ²	F _{TXPLL}	1.6		6.35	1.6		6.35	GHz
Rx CDR mode	F _{RxCDR}	0.25		10.3125	0.25		10.3125	Gbps
Rx DFE mode	F _{RxDfE}	3.0		10.3125	3.0		10.3125	Gbps
Rx Eye Monitor mode	F _{RxEyeMon}	3.0		10.3125	3.0		10.3125	Gbps

1. The reference clock is required to be a minimum of 75 MHz for data rates of 10 Gbps and above.
2. The Tx PLL rate is between 0.5x to 5.5x the Tx data rate. The Tx data rate depends on per XCVR lane Tx post-divider settings.

7.4.2 Transceiver Reference Clock Performance

The following table describes performance of the transceiver reference clock.

Table 43 • PolarFire Transceiver Reference Clock AC Requirements

Parameter	Symbol	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit
Reference clock input rate ^{1,2}	F _{TXREFCLK}	20		800	20		800	MHz
Reference clock input rate ^{1,2,3}	F _{XCVRREFCLKMAX CASCADE}	20		156	20		156	MHz
Reference clock rate at the PFD ⁴	F _{TXREFCLKPFD}	20		156	20		156	MHz
Reference clock rate recommended at the PFD for Tx rates 10 Gbps and above ⁴	F _{TXREFCLKPFD10G}	75		156	75		156	MHz

Parameter	Symbol	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit
Tx reference clock phase noise requirements to meet jitter specifications (156 MHz clock at reference clock input) ⁵	F _{TXREFPN}			-110			-110	dBc /Hz
Phase noise at 10 KHz	F _{TXREFPN}			-110			-110	dBc /Hz
Phase noise at 100 KHz	F _{TXREFPN}			-115			-115	dBc /Hz
Phase noise at 1 MHz	F _{TXREFPN}			-135			-135	dBc /Hz
Reference clock input rise time (10%–90%)	T _{REFRISE}		200	500		200	500	ps
Reference clock input fall time (90%–10%)	T _{REFFALL}		200	500		200	500	ps
Reference clock duty cycle	T _{REFDUTY}	40		60	40		60	%
Spread spectrum modulation spread ⁶	Mod_Spread	0.1		3.1	0.1		3.1	%
Spread spectrum modulation frequency ⁷	Mod_Freq	TxREF CLKPFD/ (128)	32	TxREF CLKPFD/ (128*63)	TxREF CLKPFD/ (128)	32	TxREF CLKPFD/ (128*63)	KHz

1. See the maximum reference clock rate allowed per input buffer standard.
2. The minimum value applies to this clock when used as an XCVR reference clock. It does not apply when used as a non-XCVR input buffer (DC input allowed).
3. Cascaded reference clock.
4. After reference clock input divider.
5. Required maximum phase noise is scaled based on actual F_{TxRefClkPFD} value by $20 \times \log_{10}(\text{TxRefClkPFD} / 156 \text{ MHz})$. It is assumed that the reference clock divider of 4 is used for these calculations to always meet the maximum PFD frequency specification.
6. Programmable capability for depth of down-spread or center-spread modulation.
7. Programmable modulation rate based on the modulation divider setting (1 to 63).

7.4.3 Transceiver Reference Clock I/O Standards

The following table describes the differential I/O standards supported as transceiver reference clocks.

Table 44 • Transceiver Differential Reference Clock I/O Standards

I/O Standard	Note
LVDS25	For DC input levels, see table Differential DC Input and Output Levels (see page 15) .
HCSL25 (for PCIe)	

Note: The transceiver reference clock differential receiver supports V_{CM} common mode.

7.4.4 Transceiver Interface Performance

The following table describes the single-ended I/O standards supported as transceiver reference clocks.

Table 45 • Transceiver Single-Ended Reference Clock I/O Standards

I/O Standard	Comment
LVC MOS25	For DC input levels, see table DC Input and Output Levels (see page 12).

7.4.5 Transmitter Performance

The following tables describe performance of the transmitter.

Table 46 • Transceiver Reference Clock Input Termination

Parameter	Symbol	Min	Typ	Max	Unit
Single-ended termination	RefTerm		50		Ω
Single-ended termination	RefTerm		75		Ω
Single-ended termination	RefTerm		150		Ω
Differential termination	RefDiffTerm		115 ¹		Ω
Power-up termination			>50K		Ω

1. Measured at VCM= 1.2 V and VID= 350 mV.

Note: All pull-ups are disabled at power-up to allow hot plug capability.

Table 47 • PolarFire Transceiver User Interface Clocks

Parameter	Modes ¹	STD Min	STD Max	-1 Min	-1 Max	Unit
Transceiver TX_CLK range (non-deterministic PCS mode with global or regional fabric clocks)	8-bit, max data rate = 1.6 Gbps		200		200	MHz
	10-bit, max data rate = 1.6 Gbps		160		160	MHz
	16-bit, max data rate = 4.8 Gbps		300		300	MHz
	20-bit, max data rate = 6.0 Gbps		300		300	MHz
	32-bit, max data rate = 10.3125 Gbps		325		325	MHz
	40-bit, max data rate = 10.3125 Gbps		260		260	MHz
	64-bit, max data rate = 10.3125 Gbps		165		165	MHz
	80-bit, max data rate = 10.3125 Gbps		130		130	MHz
	Fabric pipe mode 32-bit, max data rate = 6.0 Gbps		150		150	MHz
Transceiver RX_CLK range (non-deterministic PCS mode with global or regional fabric clocks)	8-bit, max data rate = 1.6 Gbps		200		200	MHz
	10-bit, max data rate = 1.6 Gbps		160		160	MHz
	16-bit, max data rate = 4.8 Gbps		300		300	MHz
	20-bit, max data rate = 6.0 Gbps		300		300	MHz
	32-bit, max data rate = 10.3125 Gbps		325		325	MHz
	40-bit, max data rate = 10.3125 Gbps		260		260	MHz
	64-bit, max data rate = 10.3125 Gbps		165		165	MHz
	80-bit, max data rate = 10.3125 Gbps		130		130	MHz
	Fabric pipe mode 32-bit, max data rate = 6.0 Gbps		150		150	MHz
	8-bit, max data rate = 1.6 Gbps		200		200	MHz

Parameter	Modes ¹	STD	STD	-1	-1	Unit
		Min	Max	Min	Max	
Transceiver TX_CLK range (deterministic PCS mode with regional fabric clocks)	10-bit, max data rate = 1.6 Gbps		160		160	MHz
	16-bit, max data rate = 4.8 Gbps		300		300	MHz
	20-bit, max data rate = 6.0 Gbps		300		300	MHz
	32-bit, max data rate = 10.3125 Gbps		325		325	MHz
	40-bit, max data rate = 10.3125 Gbps		260		260	MHz
	64-bit, max data rate = 10.3125 Gbps		165		165	MHz
	80-bit, max data rate = 10.3125 Gbps		130		130	MHz
Transceiver RX_CLK range (deterministic PCS mode with regional fabric clocks)	8-bit, max data rate = 1.6 Gbps		200		200	MHz
	10-bit, max data rate = 1.6 Gbps		160		160	MHz
	16-bit, max data rate = 4.8 Gbps		300		300	MHz
	20-bit, max data rate = 6.0 Gbps		300		300	MHz
	32-bit, max data rate = 10.3125 Gbps		325		325	MHz
	40-bit, max data rate = 10.3125 Gbps		260		260	MHz
	64-bit, max data rate = 10.3125 Gbps		165		165	MHz
80-bit, max data rate = 10.3125 Gbps		130		130	MHz	

Note: Until specified, all modes are non-deterministic. For more information, see [UG0677: PolarFire FPGA Transceiver User Guide](#).

Table 48 • PolarFire Transceiver Transmitter Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Differential termination	V _{TERM}		85		Ω	
	V _{TERM}		100		Ω	
	V _{TERM}		150		Ω	
Common mode voltage ¹	V _{OCM}	0.44 × V _{DDA}	0.525 × V _{DDA}	0.59 × V _{DDA}	V	DC coupled 50% setting
	V _{OCM}	0.52 × V _{DDA}	0.6 × V _{DDA}	0.66 × V _{DDA}	V	DC coupled 60% setting
	V _{OCM}	0.61 × V _{DDA}	0.7 × V _{DDA}	0.75 × V _{DDA}	V	DC coupled 70% setting
	V _{OCM}	0.63 × V _{DDA}	0.8 × V _{DDA}	0.83 × V _{DDA}	V	DC coupled 80% setting
Rise time ²	T _{TRF}	41		70	ps	20% to 80%
Fall time ²		41		70	ps	80% to 20%
Differential peak-to-peak amplitude	V _{ODPP}		1040		mV	1000 mV setting
	V _{ODPP}		840		mV	800 mV setting
	V _{ODPP}		630		mV	600 mV setting
	V _{ODPP}		620		mV	500 mV setting
	V _{ODPP}		530		mV	400 mV setting
	V _{ODPP}		360		mV	300 mV setting
	V _{ODPP}		240		mV	200 mV setting
	V _{ODPP}		160		mV	100 mV setting
Transmit lane P to N skew ³	T _{OSKEW}		8	15	ps	
Lane to lane transmit skew ⁴	T _{LLSKEW}			75	ps	Single PLL

Parameter	Symbol	Min	Typ	Max	Unit	Condition
TXPLL lock time	T_{TXLock}			1600	PFD cycles	
Total jitter ^{5,6}	T_J			0.31	UI	Data rate ≥ 8.5 Gbps to 10.3125 Gbps
Deterministic jitter ^{5,6}	T_{DJ}			0.09	UI	(Tx V_{CO} rate 4.25 GHz to 5.16 GHz)
Total jitter ^{5,6}	T_J			0.28	UI	Data rate ≥ 3.2 Gbps to 8.5 Gbps
Deterministic jitter ^{5,6}	T_{DJ}			0.07	UI	(Tx V_{CO} rate 2.5 GHz to 5.0 GHz)
Total jitter ^{5,6}	T_J			0.28	UI	Data rate ≥ 1.6 Gbps to 3.2 Gbps
Deterministic jitter ^{5,6}	T_{DJ}			0.07	UI	(Tx V_{CO} rate 2.5 GHz to 5.0 GHz)
Total jitter ^{5,6}	T_J			0.13	UI	Data rate ≥ 800 Mbps to 1.6 Gbps
Deterministic jitter ^{5,6}	T_{DJ}			0.02	UI	(Tx V_{CO} rate 2.5 GHz to 5.0 GHz)
Total jitter ^{5,6}	T_J			0.06	UI	Data rate = 250 Mbps to 800 Mbps
Deterministic jitter ^{5,6}	T_{DJ}			0.01	UI	(Tx V_{CO} rate 2.5 GHz to 5.0 GHz)

1. Increased DC common mode settings above 50% reduce allowed V_{OD} output swing capabilities.
2. Adjustable through transmit emphasis.
3. With estimated package differences.
4. Single PLL applies to all four lanes in the same quad location with the same TxPLL.
5. Improved jitter characteristics for a specific industry standard are possible in many cases due to improved reference clock or higher V_{CO} rate used.
6. Tx jitter is specified with all transmitters on the device enabled, a 10–12-bit error rate (BER) and Tx data pattern of PRBS7.

7.4.6 Receiver Performance

The following table describes performance of the receiver.

Table 49 • PolarFire Transceiver Receiver Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Input voltage range	V_{IN}	0		$V_{DDA} + 0.3$	V	
Differential peak-to-peak amplitude	V_{IDPP}	140		1250	mV	
Differential termination	V_{ITERM}		85		Ω	
	V_{ITERM}		100		Ω	
	V_{ITERM}		150		Ω	
Common mode voltage	V_{ICMDC}^1	$0.7 \times V_{DDA}$		$0.9 \times V_{DDA}$	V	DC coupled
Exit electrical idle detection time	T_{EIDET}		50	100	ns	
Run length of consecutive identical digits (CID)	C_{ID}			200	UI	
CDR PPM tolerance ²	C_{DRPPM}			1.15	% UI	
Loss-of-signal detect (Peak Detect Range setting = Low) ³	$V_{DETFLOW}$	65		175	mV	Setting = PCIe ^{3,7}
	$V_{DETFLOW}$	95		190	mV	Setting = SATA ^{4,8}
	$V_{DETFLOW}$	75		170	mV	Setting = 1
	$V_{DETFLOW}$	95		185	mV	Setting = 2
	$V_{DETFLOW}$	100		190	mV	Setting = 3
	$V_{DETFLOW}$	140		210	mV	Setting = 4
	$V_{DETFLOW}$	155		240	mV	Setting = 5
	$V_{DETFLOW}$	165		245	mV	Setting = 6
	$V_{DETFLOW}$	170		250	mV	Setting = 7

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Sinusoidal jitter tolerance	T _{SJTOL}	0.41			UI	>8.5–10.3125 Gbps ⁵
		0.41			UI	>3.2–8.5 Gbps ⁵
		0.41			UI	>1.6 to 3.2 Gbps ⁵
		0.41			UI	>0.8 to 1.6 Gbps ⁵
		0.41			UI	250 to 800 Mbps ⁵
Total jitter tolerance with stressed eye	T _{TJTOLSE}	0.65			UI	3.125 Gbps ⁵
		0.65			UI	6.25 Gbps ⁶
		0.7			UI	10.3125 Gbps ⁶
Sinusoidal jitter tolerance with stressed eye	T _{SJTOLSE}	0.1			UI	3.125 Gbps ⁵
		0.05			UI	6.25 Gbps ⁶
		0.05			UI	10.3125 Gbps ⁶
CTLE DC gain (all stages, max settings)				10	dB	
CTLE AC gain (all stages, max settings)				16	dB	
DFE AC gain (per 5 stages, max settings)				7.5	dB	

- Valid at 3.2 Gbps and below.
- Data vs. Rx reference clock frequency.
- Achieves compliance with PCIe electrical idle detection.
- Achieves compliance with SATA OOB specification.
- Rx jitter values based on bit error ratio (BER) of 10–12, AC coupled input with 400 mV V_{ID}, all stages of Rx CTLE enabled, DFE disabled, 80 MHz sinusoidal jitter injected to Rx data.
- Rx jitter values based on bit error ratio (BER) of 10–12, AC coupled input with 400 mV V_{ID}, all stages of Rx CTLE enabled, DFE enabled, 80 MHz sinusoidal jitter injected to Rx data.
- For PCIe: Low Threshold Setting = 1, High Threshold Setting = 2.
- For SATA: Low Threshold Setting = 2, High Threshold Setting = 3.
- Loss of signal detection is valid for input signals that transition at a density ≥1 Gbps for PRBS7 data or 6 Gbps for PRBS31 data.

7.5 Transceiver Protocol Characteristics

The following section describes transceiver protocol characteristics.

7.5.1 PCI Express

The following tables describe the PCI express.

Table 50 • PCI Express Gen1

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	2.5 Gbps		0.25	UI
Receiver jitter tolerance	2.5 Gbps	0.4		UI

Table 51 • PCI Express Gen2

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	5.0 Gbps		0.385	UI
Receiver jitter tolerance	5.0 Gbps	0.15		UI

7.5.2 Interlaken

The following table describes Interlaken.

Table 52 • Interlaken

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	6.375 Gbps		0.3	UI
	10.3125 Gbps		0.3	UI
Receiver jitter tolerance	6.375 Gbps	0.6		UI
	10.3125 Gbps	0.65		UI

7.5.3 10GbE (10GBASE-R)

The following table describes 10GbE (10GBASE-R).

Table 53 • 10GbE (10GBASE-R)

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	10.3125 Gbps		0.28	UI
Receiver jitter tolerance	10.3125 Gbps	0.7		UI

7.5.4 SGMII and QSGMII

The following table describes SGMII.

Table 54 • SGMII

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	1.25 Gbps		0.24	UI
Receiver jitter tolerance	1.25 Gbps	0.749		UI

The following table describes QSGMII.

Table 55 • QSGMII

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	5.0 Gbps		0.3	UI
Receiver jitter tolerance	5.0 Gbps	0.65		UI

7.5.5 CPRI

The following table describes CPRI.

Table 56 • CPRI

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	0.6144 Gbps		0.335	UI
	1.2288 Gbps		0.335	UI
	2.4576 Gbps		0.335	UI
	3.0720 Gbps		0.335	UI
	4.9152 Gbps		0.335	UI
	6.1440 Gbps		0.335	UI
Receive jitter tolerance	0.6144 Gbps	0.7		UI
	1.2288 Gbps	0.7		UI
	2.4576 Gbps	0.7		UI
	3.0720 Gbps	0.7		UI
	4.9152 Gbps	0.7		UI
	6.1440 Gbps	0.7		UI

7.5.6 JESD204B

The following table describes JESD204B.

Table 57 • JESD204B

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	3.125 Gbps		0.35	UI
	6.25 Gbps		0.3	UI
Receive jitter tolerance	3.125 Gbps	0.56		UI
	6.25 Gbps	0.6		UI

7.6 Non-Volatile Characteristics

The following section describes non-volatile characteristics.

7.6.1 FPGA Programming Cycle and Retention

The following table describes FPGA programming cycle and retention.

Table 58 • FPGA Programming Cycles vs Retention Characteristics

Programming T _i	Programming Cycles, Max	Retention Years	Retention Years at T _i
0 °C to 85 °C	1000	20	85 °C
0 °C to 100 °C	500	20	100 °C
-20 °C to 100 °C	500	20	100 °C
-40 °C to 100 °C	500	20	100 °C
-40 °C to 85 °C	1000	16	100 °C
-40 °C to 55 °C	2000	12	100 °C

Note: Power supplied to the device must be valid during programming operations such as programming and verify . Programming recovery mode is available only for in-application programming mode and requires an external SPI flash.

7.6.2 FPGA Programming Time

The following tables describe FPGA programming time.

Table 59 • Master SPI Programming Time (IAP)

Parameter	Symbol	Devices	Typ	Max	Unit
Programming time	T _{PROG}	MPF300XT	26	32	s

Table 60 • Slave SPI Programming Time

Parameter	Symbol	Devices	Typ	Max	Unit
Programming time ¹	T _{PROG}	MPF300XT	55	60	s

1. Processor: Coretex M3, runing at 80 MHz. Bitstream stored in DDR. SCK 6.67 MHz.

Table 61 • JTAG Programming Time

Parameter	Symbol	Devices	Typ	Max	Unit
Programming time ¹	T _{PROG}	MPF300XT		95	s

1. Programmer: FlashPro5, TCK 10 MHz. PC Configuration: Intel i7 at 3.6 GHz, 32 GB RAM, Windows 10.

7.6.3 FPGA Bitstream Sizes

The following table describes FPGA bitstream sizes.

Table 62 • Initialization Client Sizes

Device	Plaintext	Ciphertext
MPF300XT	4265 KB	4403 KB

Note: Worst case initializing all fabric LSRAM, USRAM, and UPROM.

Table 63 • Bitstream Sizes

File	Devices	FPGA	Security	SNVM (all pages)	FPGA+ SNVM	FPGA+ Sec	SNVM+ Sec	FPGA+ SNVM+ Sec
SPI	MPF300XT	9.25 MB	3.472 KB	59.632 KB	9.528 MB	9.472 MB	62.112 KB	9.530 MB
DAT	MPF300XT	9.25 MB	7.588 KB	61.138 KB	9.529 MB	9.476 MB	66.231 KB	9.534 MB

7.6.4 Digest Cycles

Digests verify the integrity of the programmed non-volatile data. Digests are a cryptographic hash of various data areas. Any digest that reports back an error raises the digest tamper flag.

Table 64 • Maximum Number of Digest Cycles

Digest T _J	Storage and Operating T _J	Retention Since Programmed (N = Number Digests During that Time) ¹							Unit	Retention
		N ≤300	N = 500	N = 1000	N = 1500	N = 2000	N = 4000	N = 6000		
-40 to 100	-40 to 100	20 × LF	17 × LF	12 × LF	10 × LF	8 × LF	4 × LF	2 × LF	°C	Years
-40 to 100	0 to 100	20 × LF	17 × LF	12 × LF	10 × LF	8 × LF	4 × LF	2 × LF	°C	Years
-40 to 85	-40 to 85	20 × LF	20 × LF	20 × LF	20 × LF	16 × LF	8 × LF	4 × LF	°C	Years
-40 to 55	-40 to 55	20 × LF	20 × LF	20 × LF	20 × LF	20 × LF	20 × LF	20 × LF	°C	Years

1. LF = Lifetime factor as defined by the number of programming cycles the device has seen under the conditions listed in the following table.

Table 65 • FPGA Programming Cycles Lifetime Factor

Programming T _J	Programming Cycles	LF
-40 °C to 100 °C	500	1
-40 °C to 85 °C	1000	0.8
-40 °C to 55 °C	2000	0.6

Notes:

The maximum number of device digest cycles is 100K.

Digests are operational only over the -40 °C to 100 °C temperature range.

After a program cycle, an additional N digests cycles are allowed with the resultant retention characteristics for the total operating and storage temperature shown.

Retention is specified for total device storage and operating temperature.

All temperatures are junction temperatures (T_J).

Example 1: 500 digests cycles are performed between programming cycles. N = 500. The operating conditions are -40 °C to 85 °C T_J. 501 programming cycles have occurred. The retention under these operating conditions is 20 × LF = 20 × .8 = 16 years.

Example 2: One programming cycle has occurred, N = 1500 digest cycles are occurred. Temperature range is -40 °C to 100 °C. The resultant retention is 10 × LF or 10 years over the industrial temperature range.

7.6.5 Digest Time

The following table describes digest time.

Table 66 • Digest Times

Parameter	Devices	Typ	Max	Unit
Setup time	All	2		μs
Fabric digest run time	MPF300XT	1.5	1.6	s
UFS CC digest run time	MPF300XT	33.2	35	ms
sNVM digest run time ¹	MPF300XT	4.5	4.7	ms
UFS UL digest run time	MPF300XT	46.6	48.8	μs
User key digest run time ²	MPF300XT	525.4	543.2	μs
UFS UPERM digest run time	MPF300XT	33.2	35	μs
Factory digest run time	MPF300XT	494	511	μs

1. The entire sNVM is used as ROM.
2. Valid for user key 0 through 6.

Note: These times do not include the power-up to functional timing overhead when using digest checks on power-up.

7.6.6 Verify Time

The following tables describe verify time.

Table 67 • Standalone Fabric Verify Times

Parameter	Devices	Typ	Max	Unit
Standalone verification over JTAG	MPF300XT		90	s
Standalone verification over SPI-Slave	MPF300XT		55	s

Notes:

Standalone verify is limited to 2000 total device hours over the industrial –40 °C to 100 °C temperature. Use the digest system service, for verify device time more than 2000 hours.

Standalone verify checks the programming margin on both the P and N gates of the push-pull cell.

Digest checks only the P side of the push-pull gate. However, the push-pull gates work in tandem. Digest check is recommended if users believe they will exceed the 2000 hour verify time specification.

Verification over JTAG: Programmer: FlashPro5, TCK 10 MHz. PC configuration: Intel i7 at 3.6 GHz, 32 GB RAM, Windows 10.

Verification over SPI-Slave: Cortex M3 running at 80 MHz. Bitstream stored in DDR. SCK 6.67 MHz.

Table 68 • Verify Time by Programming Hardware

Devices	IAP	FlashPro4	FlashPro5	BP	Silicon Sculptor
MPF300XT	14 s	95 s	90 s		

Notes:

FlashPro4 4 MHz TCK.

FlashPro5 10 MHz TCK.

PC Configuration: Intel i7 at 3.6 GHz, 32 GB RAM, Windows 10.

7.6.7 Secure NVM Performance

The following table describes secure NVM performance.

Table 69 • sNVM Read/Write Characteristics

Parameter	Min	Typ	Max	Unit	Conditions
Plain text programming	7.0	7.2	7.6	ms	
Authenticated text programming	7.2	7.4	9.1	ms	
Authenticated and encrypted text programming	7.2	7.4	9.1	ms	
Authentication R/W 1st access from power-up overhead		100	107	ms	from T _{FAB_READY}
Plain text read	7.67	7.79	7.94	μs	
Authenticated text read	113.25	114.02	115.04	μs	
Authenticated and decrypted text read	159.59	160.53	161.72	μs	

Notes:

Page size= 252 bytes (non-authenticated), 236 bytes (authenticated).

Only page reads and writes allowed.

T_{KEYOVHD} is an additional time that occurs on the first R/W to sNVM using authenticated or authenticated and encrypted text.

7.6.8 Secure NVM Programming Cycles

The following table describes secure NVM programming cycles.

Table 70 • sNVM Programming Cycles vs. Retention Characteristics

Programming Temperature	Programming Cycles Per Page, Max	Programming Cycles Per Block, Max	Retention Years
–40 °C to 100 °C	10,000	100,000	20
–40 °C to 85 °C	10,000	100,000	20
–40 °C to 55 °C	10,000	100,000	20

Note: Page size = 128 bytes. Block size = 56 KBytes.

7.7 System Services

This section describes system switching and throughput characteristics.

7.7.1 System Services Throughput Characteristics

The following table describes system services throughput characteristics.

Table 71 • System Services Throughput Characteristics

Parameter	Symbol	Service ID	Typ	Max	Unit	Conditions
Serial number	T _{Serial}	00H	65	65	μs	
User code	T _{User}	01H	0.8	1	μs	
Design information	T _{Design}	02H	2.4	2.6	μs	
Device certificate	T _{Cert}	03H	255	263	ms	
Read digests	T _{digest_read}	04H	201	208	μs	
Query security locks	T _{sec_Query}	05H	15	16	μs	
Read debug information	T _{Rd_debug}	06H	34	36	μs	
Reserved		07H–0FH				
Secure NVM write plain text	T _{SNVM_Wr_Plain}	10H				Note 1

Parameter	Symbol	Service ID	Typ	Max	Unit	Conditions
Secure NVM write authenticated plain text	T _{SNVM_Wr_Auth}	11H				Note 1
Secure NVM write authenticated cipher text	T _{SNVM_Wr_Cipher}	12H				Note 1
Reserved		13H–17H				
Secure NVM read	T _{SNVM_Rd}	18H				Note 1
Digital signature service raw	T _{SIG_RAW}	19H	174	181	ms	
Digital signature service DER	T _{SIG_DER}	1AH	174	181	ms	
Reserved		1BH–1FH				
PUF emulation	T _{challenge}	20H	1.8	1.9	ms	
Nonce service	T _{Nonce}	21H	1.2	1.3	ms	
Bitstream authentication	T _{BIT_AUTH}	22H	4.9	5.2	s	
IAP Image authentication	T _{IAP_AUTH}	23H	4.9	5.2	s	
Reserved		26H–3FH				
In application programming by index	T _{IAP_Prg_Index}	42H				Note 2
In application programming by SPI address	T _{IAP_Prg_Addr}	43H				Note 2
In application verify by index	T _{IAP_Ver_Index}	44H	12.4	13	s	
In application verify by SPI address	T _{IAP_Ver_Addr}	45H	12.4	13	s	
Auto update	T _{AutoUpdate}	46H				Note 2
Digest check	T _{digest_chk}	47H				Note 3

1. See [sNVM Read/Write Characteristics](#) (see page 47).
2. See [SPI Master Programming Time](#) (see page 45).
3. See [Digest Times](#) (see page 47).
4. Throughputs described are measured from SS_REQ assertion to BUSY de-assertion.

7.8 Fabric Macros

This section describes switching characteristics of UJTAG, UJTAG_SEC, USPI, system controller, and temper detectors and dynamic reconfiguration details.


7.8.1 UJTAG Switching Characteristics

The following section describes characteristics of UJTAG switching.

Table 72 • UJTAG Performance Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Condition
TCK frequency	F _{TCK}			25	MHz	

Figure 3 • JTAG Timing Diagram




7.9 Power-Up to Functional Timing

Microsemi non-volatile FPGA technology offers the fastest boot-time of any mid-range FPGA in the market.

7.9.1 Power-On (Cold) Reset Initialization Sequence

The following power-up timing diagram assumes that VDDI and VDDAUX are ramped up to their target voltage before VDD, VDD18 and VDD25, which is a requirement for 300XT.


Figure 4 • Cold Reset Timing



7.9.2 Warm Reset Initialization Sequence

The following warm reset timing diagram shows the initialization sequencing of the device when either DEVRST_N or TAMPER_RESET_DEVICE signals are asserted.

Figure 5 • Warm Reset Timing



7.9.3 Power-On Reset Voltages

7.9.3.1 Main Supplies

The start of power-up to functional time (T_{PUFT}) is defined as the point at which the latest of the main supplies (VDD, VDD18, VDD25) reach the reference voltage levels specified in the following table. This starts the process of releasing the reset of the device and powering on the FPGA fabric and IOs.

Table 73 • POR Ref Voltages

Supply	Power-On Reset Start Point (V)	Note
VDD	0.95	Applies to both 1.0 V and 1.05 V operation.
VDD18	1.71	
VDD25	2.25	

7.9.3.2 IO-Related Supplies

For the IOs to become functional (for low speed, sub 250 MHz operation), the (per-bank) IO supplies (VDDI, VDDAUX) must reach the trip point voltage levels specified in the following table and the main supplies (VDD, VDD18, VDD25) above must also be powered on.

Table 74 • IO-Related Supplies

Supply	IO Power-Up Start Point (V)
VDDI	0.85
VDDAUX	1.6

VDDI and VDDAUX of used IO banks must be powered on before VDD, VDD18, and VDD25. For all devices, VDDI3 must be valid at same time as the main supplies. The other IO supplies (VDDI, VDDAUX) have no effect on power-up of FPGA fabric (that is, the fabric still powers up even if the IO supplies of some IO banks remain powered off).

The numbers below and the timing diagrams above assume VDDI, VDDAUX of each IO bank used in the design are already at the trip point.

7.9.4 Design Dependence of Cold Boot and Warm Boot

Some phases of the device initialization are user design-dependent, as the device automatically initializes certain resources to user-specified configurations if those resources are used in the design. It is necessary to compute the overall power-up to functional time by referencing the following tables and adding the relevant phases, according to the design configuration. The following equation refers to timing parameters specified in the above timing diagrams. Please note T_{PCIE} , T_{XCVR} , T_{LSRAM} , and T_{USRAM} can be found in the PolarFire FPGA device power-up and resets user guide UG0725.

$$T_{PUFT} = T_{FAB_READY(cold)} + \max((T_{PCIE} + T_{XCVR} + T_{LSRAM} + T_{USRAM}), T_{CALIB})$$

$$T_{WRFT} = T_{FAB_READY(warm)} + \max((T_{PCIE} + T_{XCVR} + T_{LSRAM} + T_{USRAM}), T_{CALIB})$$

Note: T_{PCIE} , T_{XCVR} , T_{LSRAM} , T_{USRAM} and T_{CALIB} are common to both cold and warm reset scenarios.

Auto-initialization of FPGA (if required) occurs in parallel with IO calibration. The device may be considered fully functional only when the later of these two activities has finished, which may be either one, depending on the configuration, as may be calculated from the following tables.

7.9.5 Cold Reset to Fabric and IOs (Low Speed) Functional

The following table specifies the minimum, typical, and maximum times from the power supplies reaching the above trip point levels until the FPGA fabric is operational and the FPGA IOs are functional for low-speed (sub 250 MHz) operation.

Table 75 • Cold Boot

Power-On (Cold) Reset to Fabric and IO Operational	Min	Typ	Max	Unit
Time when input pins start working – $T_{IN_ACTIVE(cold)}$	1.52	7.93	14.33	ms
Time when weak pull-ups are enabled – $T_{PU_PD_ACTIVE(cold)}$	1.52	7.93	14.33	ms
Time when fabric is operational – $T_{FAB_READY(cold)}$	1.55	7.96	14.36	ms
Time when output pins start driving – $T_{OUT_ACTIVE(cold)}$	1.57	7.98	14.38	ms

7.9.6 Warm Reset to Fabric and IOs (Low Speed) Functional

The following table specifies the minimum, typical, and maximum times from the negation of the warm reset event until the FPGA fabric is operational and the FPGA IOs are functional for low-speed (sub 250 MHz) operation.

Table 76 • Warm Boot

Warm Reset to Fabric and IO Operational	Min	Typ	Max	Unit
Time when input pins start working – $T_{IN_ACTIVE(warm)}$	0.91	1.76	2.62	ms
Time when weak pull-ups/pull-downs are enabled – $T_{PU_PD_ACTIVE(warm)}$	0.91	1.76	2.62	ms
Time when fabric is operational – $T_{FAB_READY(warm)}$	0.94	1.79	2.65	ms
Time when output pins start driving – $T_{OUT_ACTIVE(warm)}$	0.96	1.81	2.67	ms

7.9.7 Miscellaneous Initialization Parameters

In the following table, T_{FAB_READY} refers to either $T_{FAB_READY(cold)}$ or $T_{FAB_READY(warm)}$ as specified in the previous tables, depending on whether the initialization is occurring as a result of a cold or warm reset, respectively.

Table 77 • Cold and Warm Boot

Parameter	Symbol	Min	Typ	Max	Unit	Condition
The time from cold or warm reset to ready to program through JTAG/SPI-Slave		T_{FAB_READY}		T_{FAB_READY}	ms	
The time from cold or warm reset to auto-update start		T_{FAB_READY}		T_{FAB_READY}	ms	
The time from cold or warm reset to programming recovery start		T_{FAB_READY}		T_{FAB_READY}	ms	

7.9.8 IO Calibration

Table 78 • IO Initial Calibration Time (TCALIB)

IO Type	Min	Typ	Max	Unit	Note
GPIO banks	0.15	9.05	17.94	ms	GPIO configured for 3.3 V operation
HSIO banks	0.20	12.06	23.92	ms	HSIO configured for 1.8 V operation

Note: In order for IO calibration to start, VDDI and VDDAUX of the IO bank must be higher than the trip point levels specified previously.

Table 79 • IO Fast Re-calibration Time (TRECALIB)

IO Type	Min	Typ	Max	Unit	Note
GPIO banks	0.15	0.19	0.22	ms	GPIO configured for 3.3 V operation
HSIO banks	0.20	0.25	0.30	ms	HSIO configured for 1.8 V operation

Note: In order to obtain fast re-calibration, the user must assert the relevant clock request signal from the FPGA fabric to the IO bank controller.

7.10 Dedicated Pins

The following section describes the dedicated pins.

7.10.1 JTAG Switching Characteristics

The following table describes characteristics of JTAG switching.

Table 80 • JTAG Electrical Characteristics

Symbol	Description	Min	Typ	Max	Unit	Condition
T_{DISU}	TDI input setup time	0.0			ns	

Symbol	Description	Min	Typ	Max	Unit	Condition
T _{DIHD}	TDI input hold time	2.0			ns	
T _{TSSU}	TMS input setup time	1.5			ns	
T _{TMSHD}	TMS input hold time	1.5			ns	
F _{TCK}	TCK frequency			25	MHz	
T _{TCKDC}	TCK duty cycle	40		60	%	
T _{TDOCQ}	TDO clock to Q out			8.4	ns	C _{LOAD} = 40 pf
T _{TRSTBCQ}	TRSTB clock to Q out			23.5	ns	C _{LOAD} = 40 pf
T _{TRSTBPW}	TRSTB min pulse width	50			ns	
T _{TRSTBREM}	TRSTB removal time	0.0			ns	
T _{TRSTBREC}	TRSTB recovery time	12.0			ns	
C _{INTDI}	TDI input pin capacitance			5.3	pf	
C _{INTMS}	TMS input pin capacitance			5.3	pf	
C _{INTCK}	TCK input pin capacitance			5.3	pf	
C _{INTTRSTB}	TRSTB input pin capacitance			5.3	pf	

7.10.2 SPI Switching Characteristics

The following tables describe characteristics of SPI switching.

Table 81 • SPI Master Mode (PolarFire Master) During Programming

Parameter	Symbol	Min	Typ	Max	Unit	Condition
SCK frequency	F _{MSCK}			20	MHz	

Table 82 • SPI Master Mode (PolarFire Master) During Device Initialization

Parameter	Symbol	Min	Typ	Max	Unit	Condition
SCK frequency	F _{MSCK}			40	MHz	

Table 83 • SPI Slave Mode (PolarFire Slave)

Parameter	Symbol	Min	Typ	Max	Unit	Condition
SCK frequency	F _{SSCK}			80	MHz	

7.10.3 SmartDebug Probe Switching Characteristics

The following table describes characteristics of SmartDebug probe switching.

Table 84 • SmartDebug Probe Performance Characteristics

Parameter	Symbol	V _{DD} = 1.0 V STD	V _{DD} = 1.0 V -1	V _{DD} = 1.05 V STD	V _{DD} = 1.05 V -1	Unit
Maximum frequency of probe signal	F _{MAX}	100	100	100	100	MHz
Minimum delay of probe signal	T _{Min_delay}	13	12	13	12	ns
Maximum delay of probe signal	T _{Max_delay}	13	12	13	12	ns

7.10.4 DEVRST_N Switching Characteristics

The following table describes characteristics of DEVRST_N switching.

Table 85 • DEVRST_N Electrical Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Condition
DEVRST_N ramp rate	DR _{RAMP}		10		μs	It must be a normal clean digital signal, with typical rise and fall times
DEVRST_N assert time	DR _{ASSERT}	1			μs	The minimum time for DEVRST_N assertion to be recognized
DEVRST_N de-assert time	DR _{DEASSERT}	2.75			ms	The minimum time DEVRST_N needs to be de-asserted before assertion

**Microsemi Corporate Headquarters**

One Enterprise, Aliso Viejo,
 CA 92656 USA
 Within the USA: +1 (800) 713-4113
 Outside the USA: +1 (949) 380-6100
 Fax: +1 (949) 215-4996
 Email: sales.support@microsemi.com
www.microsemi.com

© 2018 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

51700143