Improving Space Systems Designs Using FPGAs with RISC-V Cores

The April 2018 edition of SatNews magazine published an article by Ted Marena and Ken O’Neill from Microsemi that discussed the advantages of using processors based upon the RISC-V open instruction set architecture. The article looks at some of the special challenges space designers have face when deploying processors in space systems, and how the adoption of RISC-V can alleviate those issues. Performance and utilization information is provided for a 32-bit RISC-V implementation in Microsemi’s RTG4 FPGAs. Microsemi has a range of RISC-V IP cores for RTG4 and other FPGAs available todaynow, with more currently in development.

The article can be viewed on SatMagazine.

For more information on RISC-V processor IP or RTG4 FPGAs, connect with me on LinkedIn.

Tags: , , , , , , ,

This entry was posted by Ken O'Neill on at and is filed under FPGAs & SoC, Space. You can follow any responses to this entry through the RSS 2.0 feed. You can leave a response, or trackback from your own site.

Leave a Reply

You must be logged in to post a comment.