MathWorks Delivers Integrated FPGA-in-the-Loop Workflow for PolarFire and SmartFusion2 Boards

With the ever-increasing complexity of algorithm designs, it has become imperative for designers to quickly design and validate their algorithms on real hardware so they can catch bugs early in the design cycle. To address this, Microsemi has collaborated with MathWorks® to introduce hardware support for field programmable gate array (FPGA)-in-the-loop (FIL) verification workflow with our FPGA development boards. The new integrated FIL workflow with HDL Coder™ and HDL Verifier™ from MathWorks will allow system engineers and algorithm developers to quickly prototype and implement their MATLAB and Simulink designs on Microsemi FPGA development boards through our Libero® SoC Design Suite. Please visit the MathWorks® webpage on Microsemi.com to learn more.

This entry was posted by Microsemi Corporation on at and is filed under FPGAs & SoC. You can follow any responses to this entry through the RSS 2.0 feed. You can leave a response, or trackback from your own site.

Leave a Reply

You must be logged in to post a comment.