Improving Space Systems Designs Using FPGAs with RISC-V Cores—A Microsemi Tech Focus

Designers face many unique challenges when developing systems used in space that do not exist for terrestrial systems.

Among these are the need to ensure the trustworthiness of intellectual property (IP), overcome a lack of widespread industry support for radiation-tolerant devices, and amortize high design costs across low production volumes.

These challenges are particularly important when evaluating processors for space designs, and difficult to solve using a closed processor architecture. That is why designers are increasingly choosing the RISC-V fixed instruction set architecture (ISA), in a major industry shift aimed at solving unique space system challenges while realizing other multiple and valuable benefits.

Understanding RISC-V

Processor options for space designs are limited to closed architectures such as ARM, RAD (Power PC), Leon, and SPARC varieties. Although it is unlikely these processors will lose popularity in the foreseeable future, the open RISC-V processor ecosystem is poised for rapid growth in the space community.

This article originally appeared on SatMagazine.com; read the full article here.

Connect with Ted on LinkedIn, here. And, connect with Ken on LinkedIn here.

Learn more about Microsemi’s FPGAs with RISC-V cores.

Tags: , , , ,

This entry was posted by Ted Marena and Ken O'Neill on at and is filed under FPGAs & SoC. You can follow any responses to this entry through the RSS 2.0 feed. You can leave a response, or trackback from your own site.

Leave a Reply

You must be logged in to post a comment.