




# APT51F50J

## 500V, 51A, 0.075Ω Max, t<sub>rr</sub> ≤310ns

## **N-Channel FREDFET**

Power MOS 8<sup>TM</sup> is a high speed, high voltage N-channel switch-mode power MOSFET. This 'FREDFET' version has a drain-source (body) diode that has been optimized for high reliability in ZVS phase shifted bridge and other circuits through reduced  $t_{rr}$ , soft recovery, and high recovery dv/dt capability. Low gate charge, high gain, and a greatly reduced ratio of  $C_{rss}/C_{iss}$  result in excellent noise immunity and low switching loss. The intrinsic gate resistance and capacitance of the poly-silicon gate structure help control di/dt during switching, resulting in low EMI and reliable paralleling, even when switching at very high frequency.



## **FEATURES**

- Fast switching with low EMI
- Low t<sub>rr</sub> for high reliability
- Ultra low C<sub>rss</sub> for improved noise immunity
- Low gate charge
- Avalanche energy rated
- RoHS compliant

## **TYPICAL APPLICATIONS**

- · ZVS phase shifted and other full bridge
- Half bridge
- PFC and other boost converter
- Buck converter
- Single and two switch forward
- Flyback

#### **Absolute Maximum Ratings**

Symbol	Parameter	Ratings	Unit
1	Continuous Drain Current @ T <sub>C</sub> = 25°C	51	
'D	Continuous Drain Current @ T <sub>C</sub> = 100°C	32	A
I <sub>DM</sub>	Pulsed Drain Current <sup>①</sup>	230	
V <sub>GS</sub>	Gate-Source Voltage	±30	V
E <sub>AS</sub>	Single Pulse Avalanche Energy	1580	mJ
I <sub>AR</sub>	Avalanche Current, Repetitive or Non-Repetitive	37	A

## **Thermal and Mechanical Characteristics**

Symbol	Characteristic	Min	Тур	Мах	Unit	
P <sub>D</sub>	Total Power Dissipation @ $T_{C} = 25^{\circ}C$			480	W	
R <sub>θJC</sub>	Junction to Case Thermal Resistance			0.26	°C/W	
R <sub>ecs</sub>	Case to Sink Thermal Resistance, Flat, Greased Surface		0.15		C/VV	
T <sub>J</sub> ,T <sub>STG</sub>	Operating and Storage Junction Temperature Range	-55		150	°C	
V <sub>Isolation</sub>	RMS Voltage (50-60hHz Sinusoidal Waveform from Terminals to Mounting Base for 1 Min.)	2500			V	
W <sub>T</sub>	Package Weight		1.03		oz	
			29.2		g	
Torque				10	in∙lbf	
	Terminals and Mounting Screws.			1.1	N∙m	

**Static Characteristics** 

#### T<sub>.I</sub> = 25°C unless otherwise specified

APT51F50J

	°							
Symbol	Parameter	Test Conditions		Min	Тур	Мах	Unit	
V <sub>BR(DSS)</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_{D} = 250\mu A$		500			V	
$\Delta V_{BR(DSS)} / \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	Reference to 25°C, $I_D = 250 \mu A$			0.60		V/°C	
R <sub>DS(on)</sub>	Drain-Source On Resistance <sup>③</sup>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 37A			0.064	0.075	Ω	
V <sub>GS(th)</sub>	Gate-Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 2.5 \text{mA}$		2.5	4	5	V	
$\Delta V_{GS(th)} / \Delta T_J$	Threshold Voltage Temperature Coefficient				-10		mV/°C	
	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 500V	T <sub>J</sub> = 25°C			250	μA	
DSS		$V_{GS} = 0V$	T <sub>J</sub> = 125°C			1000	] "~	
I <sub>GSS</sub>	Gate-Source Leakage Current	$V_{GS} = \pm 30V$				±100	nA	

#### **Dynamic Characteristics**

#### T<sub>J</sub> = 25°C unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Тур	Мах	Unit
9 <sub>fs</sub>	Forward Transconductance	$V_{DS} = 50V, I_{D} = 37A$		55		S
C <sub>iss</sub>	Input Capacitance			11600		
C <sub>rss</sub>	Reverse Transfer Capacitance	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V f = 1MHz		160		
C <sub>oss</sub>	Output Capacitance	1 111112		1250		
C <sub>o(cr)</sub> ④	Effective Output Capacitance, Charge Related	y' = 0y' y' = 0y' to 222y'		725		pF
C <sub>o(er)</sub> (5)	Effective Output Capacitance, Energy Related	$V_{GS}$ = 0V, $V_{DS}$ = 0V to 333V		365		
Qg	Total Gate Charge			290		nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = 0$ to 10V, $I_{D} = 37A$ ,		65		
Q <sub>gd</sub>	Gate-Drain Charge	$V_{\rm DS} = 250V$		130		
t <sub>d(on)</sub>	Turn-On Delay Time	Resistive Switching		45		
t <sub>r</sub>	Current Rise Time	V <sub>DD</sub> = 333V, I <sub>D</sub> = 37A		55		ns
t <sub>d(off)</sub>	Turn-Off Delay Time	R <sub>G</sub> = 2.2Ω <sup>®</sup> , V <sub>GG</sub> = 15V		120		115
t <sub>f</sub>	Current Fall Time			39		


## **Source-Drain Diode Characteristics**

Symbol	Parameter	Test Conditions	Min	Тур	Мах	Unit
۱ <sub>s</sub>	Continuous Source Current (Body Diode)	MOSFET symbol showing the integral reverse p-n			51	А
I <sub>SM</sub>	Pulsed Source Current (Body Diode) <sup>①</sup>	integral reverse p-n junction diode (body diode)			230	
V <sub>SD</sub>	Diode Forward Voltage	$I_{SD} = 37A, T_{J} = 25^{\circ}C, V_{GS} = 0V$			1.2	V
t <sub>rr</sub>	Boyoraa Boooyany Timo	T <sub>J</sub> = 25°C			310	ns
'n	Reverse Recovery Time	T <sub>J</sub> = 125°C			570	115
Q <sub>rr</sub>	Deverse Desevery Charge	$I_{SD} = 37A^{3}$ $T_J = 25^{\circ}C$		1.48		
~rr	Reverse Recovery Charge	$V_{DD} = 100V$ $T_{J} = 125^{\circ}C$		3.85		μC
	Reverse Recovery Current	$di_{SD}/dt = 100A/\mu s$ $T_J = 25^{\circ}C$		11.3		Α
I <sup>rrm</sup>		T <sub>J</sub> = 125°C		16.6		A
dv/dt	Peak Recovery dv/dt	$I_{SD} \le 37A$ , di/dt $\le 1000A/\mu s$ , $V_{DD} = 333V$ , $T_{J} = 125^{\circ}C$			20	V/ns

(1) Repetitive Rating: Pulse width and case temperature limited by maximum junction temperature.

- (2) Starting at  $T_J$  = 25°C, L = 2.31mH,  $R_G$  = 25 $\Omega$ ,  $I_{AS}$  = 37A.
- (3) Pulse test: Pulse Width <  $380\mu$ s, duty cycle < 2%.
- (4) C<sub>o(cr)</sub> is defined as a fixed capacitance with the same stored charge as C<sub>OSS</sub> with V<sub>DS</sub> = 67% of V<sub>(BR)DSS</sub>.
  (5) C<sub>o(er)</sub> is defined as a fixed capacitance with the same stored energy as C<sub>OSS</sub> with V<sub>DS</sub> = 67% of V<sub>(BR)DSS</sub>. To calculate C<sub>o(er)</sub> for any value of V<sub>DS</sub> less than V<sub>(BR)DSS</sub>, use this equation: C<sub>o(er)</sub> = -1.65E-7/V<sub>DS</sub><sup>2</sup> + 5.51E-8/V<sub>DS</sub> + 2.03E-10.
- (6) R<sub>G</sub> is external gate resistance, not including internal gate resistance or gate driver impedance. (MIC4452)

Microsemi reserves the right to change, without notice, the specifications and information contained herein.






Figure 8, Reverse Drain Current vs Source-to-Drain Voltage

