



# PolarFire® FPGA and PolarFire SoC FPGA Power-Up and Resets User Guide

## Introduction

Microchip's PolarFire FPGAs are the fifth-generation family of non-volatile FPGA devices, built on state-of-the-art 28 nm non-volatile process technology. PolarFire FPGAs deliver the lowest power at mid-range densities. PolarFire FPGAs lower the cost of mid-range FPGAs by integrating the industry's lowest power FPGA fabric, lowest power 12.7 Gbps transceiver lane, built-in low power dual PCI Express Gen2 (EP/RP), and, on select data security (S) devices, an integrated low-power crypto co-processor.

Microchip's PolarFire SoC FPGAs are the fifth-generation family of non-volatile SoC FPGA devices, built on state-of-the-art 28 nm non-volatile process technology. The PolarFire SoC family offers industry's first RISC-V based SoC FPGAs capable of running Linux. It combines a powerful 64-bit 5x core RISC-V Microprocessor Subsystem (MSS), based on SiFive's U54-MC family, with the PolarFire FPGA fabric in a single device.

Both PolarFire FPGA and PolarFire SoC FPGAs use advanced power-up circuitry to ensure reliable power-up. When the device is powered on, the Power-on Reset (POR) circuitry and the System Controller ensure a systematic POR. System Controller is responsible for device boot and design initialization. This document describes the entire process of device power-up and resets.

The following table summarizes the power-up and reset states in PolarFire FPGA and PolarFire SoC FPGA families.

**Table 1. Power-Up and Reset States**

Component	PolarFire FPGA (MPF)	PolarFire SoC FPGA (MPFS)
Power-On	✓	✓
Device Boot	✓	✓
Design and Memory Initialization	✓	✓
• uPROM	✓	✓
• sNVM	✓	✓
• SPI Flash	✓	✓
• eNVM	—	✓
MSS Pre-Boot	—	✓
MSS User Boot	—	✓
Device Reset	✓	✓
MSS Reset	—	✓

---

---

## References

- For more information about embedded memory blocks, see [PolarFire FPGA and PolarFire SoC FPGA Fabric User Guide](#).
- For more information about MSS booting, see [PolarFire SoC Software Development and Tool Flow User Guide](#).
- For more information about PCIe initialization process, see [PolarFire FPGA and PolarFire SoC FPGA PCI Express User Guide](#).
- For more information about Power-Up to Functional Timing, see [PolarFire FPGA Datasheet](#) or [PolarFire SoC FPGA Advance Datasheet](#).
- For more information about MSS, see [PolarFire SoC FPGA MSS Technical Reference Manual](#).
- For more information on power supply sequencing requirements and recommendations, see [UG0726: PolarFire FPGA Board Design User Guide](#) or [UG0901: PolarFire SoC Board Design Guidelines User Guide](#).

---

---

## Table of Contents

---

Introduction.....	1
1.    References.....	2
1.    Acronyms.....	5
2.    Power-Up.....	6
2.1.  Power-On.....	6
2.2.  Device Boot.....	6
2.3.  Design and Memory Initialization.....	7
2.4.  MSS Pre-Boot (For PolarFire SoC FPGA Only).....	24
2.5.  MSS User Boot (For PolarFire SoC FPGA Only).....	30
2.6.  HSIO/GPIO Bank Initialization.....	30
2.7.  I/O Recalibration.....	32
2.8.  Transceiver Initialization.....	33
2.9.  User PLLs and DLLs Initialization.....	34
2.10. PCIe Initialization.....	34
2.11. State of Blocks During Power-Up.....	34
3.    PolarFire FPGA Resets.....	36
3.1.  Hard Resets.....	36
3.2.  User Reset Generation Scheme.....	37
4.    PolarFire SoC FPGA Resets.....	40
4.1.  Hard Resets.....	40
4.2.  MSS Resets.....	40
4.3.  User Reset Generation Scheme.....	42
5.    System Controller Suspend Mode.....	45
5.1.  Device Programming and System Services.....	45
5.2.  PolarFire SoC Reboot.....	45
6.    Appendix: Power Supplies.....	47
7.    Revision History.....	48
Microchip FPGA Support.....	51
The Microchip Website.....	51
Product Change Notification Service.....	51
Customer Support.....	51
Microchip Devices Code Protection Feature.....	51
Legal Notice.....	52
Trademarks.....	52
Quality Management System.....	53

---

---

Worldwide Sales and Service.....	54
----------------------------------	----

## 1. Acronyms

The following table lists the acronyms used in this document.

**Table 1-1. List of Acronyms**

Acronym	Expanded
AMBA	ARM Advanced Microcontroller Bus Architecture
eNVM	embedded Non-Volatile Memory
MSS	Microprocessor Subsystem
POR	Power on Reset
SCB	System Controller Bus
sNVM	Secure Non-volatile Memory
HSIO	High-speed IO
GPIO	General Purpose IO
PLL	Phase-locked loop
DLL	Delay-locked loop
FIC	Fabric Interface Controller
PCIe	Peripheral Component Interconnect Express
SCSM	System Controller Suspend Mode
PUFT	Power-Up to Function Time

## 2. Power-Up

The device power-up process includes the following sequential steps:

- [2.1. Power-On](#)
- [2.2. Device Boot](#)
- [2.3. Design and Memory Initialization](#)
- [2.4. MSS Pre-Boot \(For PolarFire SoC FPGA Only\)](#)
- [2.5. MSS User Boot \(For PolarFire SoC FPGA Only\)](#)
- [2.6. HSIO/GPIO Bank Initialization](#)
- [2.8. Transceiver Initialization](#)
- [2.9. User PLLs and DLLs Initialization](#)
- [2.10. PCIe Initialization](#)
- [2.11. State of Blocks During Power-Up](#)

### 2.1 Power-On

When the device is powered on, the POR circuitry detects voltage ramp-up on the VDD, VDD18, and VDD25 power supply rails using voltage detectors. For a list of power supplies, see [6. Appendix: Power Supplies](#). The System Controller remains in the reset state until the required voltage threshold levels are reached. The System Controller is responsible for enabling, or turning on the FPGA fabric and related IOs.

The voltage detectors in the devices are calibrated with a high-level of accuracy to ensure reliable monitoring of minimum threshold levels. For power-supply threshold voltage levels to release POR, see the “Power-on Reset Voltages” section in respective [PolarFire FPGA Datasheet](#) or [PolarFire SoC FPGA Advance Datasheet](#). After the voltage supply rails reach their respective threshold voltage levels, the device boot starts after a programmable delay (TCALIB) of 20  $\mu$ s to 50 ms.

In both the device families, there are separate voltage detectors to monitor IO bank supplies. During POR, the dedicated IO bank is powered-up, the serial transceivers and the fabric are powered down, and HSIO/GPIO banks are tri-stated. Separate detectors in the associated IO bank controller (for Bank 3) detect when the VDDI3 is at the level required to allow enabling the inputs and subsequently (after a delay of 200 ns) the outputs of the dedicated IO bank (including SPI configuration and JTAG IO).

For more information on power supply sequencing requirements and recommendations, see the “Core Power Supply Operations” section, in respective [UG0726: PolarFire FPGA Board Design User Guide](#) or [UG0901: PolarFire SoC Board Design Guidelines User Guide](#).


### 2.2 Device Boot

After POR circuitry releases the System Controller from reset, the device boot-up procedure is executed by the System Controller to bring-up the FPGA fabric and related IOs. The System Controller always executes the same device boot-up sequence irrespective of the user design.

The following events occur during device boot-up:

- sNVM is powered up and enabled for normal operation.
- Transceiver IOs are enabled.
- User voltage detectors are enabled.
- FPGA fabric is powered-up and enabled.
- HSIO and GPIO banks are configured based on the user configuration in the Libero<sup>®</sup> SoC
  - Only GPIO can be used before calibration.
- MSS is powered down and MSSIOs are tri-stated (for PolarFire SoC FPGA only).

The following illustration shows the boot-up sequence for a programmed PolarFire FPGA device.

**Figure 2-1. Device Boot-Up for PolarFire FPGA**

## 2.3 Design and Memory Initialization

After the device boot process completes, the fabric RAM blocks (LSRAMs and  $\mu$ SRAMs) are initialized to zero by default. In both the device families, the fabric RAM blocks can be initialized with known values, if desired. PCIe and XCVR blocks used in the design are initialized with the user configuration data at power-up. The System Controller performs the design and memory initialization during the power-up sequence. The memory initialization data can be stored in  $\mu$ PROM, sNVM, or an external SPI Flash. The storage location of the initialization data is selected during the Libero design flow. The initialization data can be encrypted for storing in external SPI Flash.


The following figure shows the sequence in which the fabric, PCIe, Transceiver, LSRAMs, and  $\mu$ SRAMs are automatically initialized. The sequence is customized depending on the resources instantiated in the user design. For example, the PCIE\_INIT\_DONE will not assert if the user design does not contain PCIe. As a result, the sequence skips the PCIe initialization and moves to the next step. At this stage in PolarFire SoC FPGA device, the MSS remains in reset.

In Libero SoC, memory initialization can be done using any of the following methods:

- Importing the content file using the **fabric RAMs** tab of the **Configure Design Initialization Data and Memories** option after Place and Route is performed. For more information, see [2.3.7. How To Set Up Design and Memory Initialization](#).
- Importing the content file using the **LSRAM and  $\mu$ SRAM Configurator** before Place and Route. For more information, see [2.3.9. RAM Initialization Before Place and Route](#).

The user can monitor the design initialization status using the Initialization Monitor.

Figure 2-2. Power-up To Functional Time (PUFT)



The total power-up to functional time is as shown in the following equation:

$$t_{PUFT} = t_{FAB\_READY(cold/warm)} + \max((t_{PCIE} + t_{XCVR} + t_{LSRAM} + t_{USRAM}), t_{CALIB})$$

PUFT is variable depending on the design configuration.

For more information about typical PUFT, see respective [PolarFire FPGA Datasheet](#) or [PolarFire SoC Advance Datasheet](#).

#### Notes:

- **Power-up To Functional Time** is based on the case where VDDI/VDDAUX of IO banks are powered either before or after VDD/VDD18/VDD25. The IO bank enable time is measured from the assertion time of VDD/VDD18/VDD25. If VDDI/VDDAUX of IO banks are powered sufficiently after VDD/VDD18/VDD25, then the IO bank enable time is measured from the assertion of VDDI/VDDAUX. In this case, IO operation is indicated by the assertion of BANK\_#\_VDDI\_STATUS, rather than being measured relative to FABRIC\_POR\_N negation.
- The assertion of AUTOCALIB\_DONE can occur before or after the assertion of DEVICE\_INIT\_DONE. The time taken for the assertion of AUTOCALIB\_DONE depends on:
  - The time when VDDI/VDDAUX is up after VDD/VDD18/VDD25 is powered on.
  - The ramp times of VDDI of each IO bank designated for auto-calibration.
  - How much auto-initialization is to be performed for the PCIe, SerDes transceivers and fabric LSRAMs.
  - If any of the IO banks specified for auto-calibration do not have their VDDI/VDDAUX powered on within the auto-calibration timeout window, then it auto-calibrates whenever VDDI/VDDAUX is subsequently powered on. To obtain an accurate calibration on such IO banks, it is necessary to initiate a re-calibration (using CALIB\_START from fabric).
- SUSPEND\_EN asserts (if the suspend mode is enabled) about 100 system controller clock cycles after assertion of DEVICE\_INIT\_DONE or AUTOCALIB\_DONE.
- Both the device families have built-in tamper detection features to monitor voltage supplies and flags to detect minimum or maximum threshold values. These flags are valid only after design initialization, and not during POR. The TAMPER flags must be latched if System Controller Suspend mode is enabled so that the values can be read by the fabric design after DEVICE\_INIT\_DONE asserts, but before SUSPEND\_EN asserts.

The following signals are asserted during the design initialization:

- DEVICE\_INIT\_DONE: asserted once the execution of design initialization is complete.
- FABRIC\_POR\_N: de-asserted when the fabric is operational.
- PCIe\_INIT\_DONE: used by fabric logic to hold PCIe-related fabric logic in reset until the PCIe controller is initialized. PCIe\_INIT\_DONE is asserted after initializing the PCIe lane instances placed in the PCIe quad. If XCVR lanes are placed in the PCIe capable quad, then XCVR\_INIT\_DONE is asserted.




- `XCVR_INIT_DONE`: asserted when the XCVR block is initialized.
- `SRAM_INIT_DONE`: asserted when the LSRAM blocks are initialized.
- `USRAM_INIT_DONE`: asserted when the  $\mu$ SRAM blocks are initialized.
- `BANK_#_CALIB_STATUS`: This signal can be used by user logic to determine if the calibration completes for each IO banks. # denotes the bank number (0,1, 7, 8, and 9).
- `BANK_#_VDDI_STATUS`: This signal can be used to monitor status of VDDI supply on specific IO banks. This signal is the output signal from the INIT\_MONITOR IP if any of the corresponding bank is selected. # denotes the bank number (0,1, 7, 8, and 9).
- `SRAM_INIT_FROM_SNVM_DONE`: asserted when SRAM is initialized from sNVM.
- `USRAM_INIT_FROM_SNVM_DONE`: asserted when USRAM is initialized from sNVM.
- `SRAM_INIT_FROM_UPROM_DONE`: asserted when SRAM is initialized from  $\mu$ PROM.
- `USRAM_INIT_FROM_UPROM_DONE`: asserted when USRAM is initialized from  $\mu$ PROM.
- `SRAM_INIT_FROM_SPI_DONE`: asserted when SRAM is initialized from SPI.
- `USRAM_INIT_FROM_SPI_DONE`: asserted when USRAM is initialized from SPI.

### 2.3.1 PolarFire Initialization Monitor

PolarFire Initialization Monitor (PF\_INIT\_MONITOR) is an available IP that exposes the device configuration status to the FPGA fabric. This IP must be instantiated in the FPGA fabric in all designs and is used to gate the operation of user fabric logic until the device initialization is complete. The assertion of `DEVICE_INIT_DONE` signifies the completion of device configuration. PolarFire and PolarFireSoC devices have a System Controller Suspend mode (SCSM) feature that can be used to force the system controller into reset after device initialization is complete. This mode is desirable for safety critical applications to protect the device from unintended device programming or zeroization of the device due to Single Event Upset (SEU) events. When using the device System Controller Suspend mode feature, the Latch System Controller outputs option must be enabled. The exposed `CLK_160_MHZ` port must be connected to the internal 160 MHz RCOSC. The PF\_INIT\_MONITOR IP is available in the IP Catalog under Clock and Management as shown in the following figure.


**Note:** For PolarFire and RT PolarFire devices, when using the System Controller Suspend mode feature of the device and the `JTAG_TRST_B` pin is asserted to a logic high, all outputs of the PF\_INIT\_MONITOR macro are forced = 0. This scenario occurs when the user intends to reprogram the device or debug the device using SmartDebug. Since the PF\_INIT\_MONITOR macro outputs are often used for resetting the user logic design, so appropriate user design considerations must be made for this operational case. For more information about System Controller Suspend mode feature, see [PolarFire FPGA and PolarFire SoC FPGA System Services User Guide](#).

Figure 2-3. PolarFire Initialization Monitor Configurator




The following figure shows the **Dynamic Recalibration** tab.

Figure 2-4. PolarFire Initialization Monitor Configurator - Dynamic Recalibration



PolarFire Initialization Monitor provides simulation support. Use the **Simulation Options** tab to specify the time of releasing the output signals from the zero time instance. The following figure shows the **Simulation Options** tab.

Figure 2-5. PolarFire Initialization Monitor Configurator - Simulation Options




**Note:** IOs must be calibrated before initiating the training logic of the DDR controller. This requires generating a reset signal by ANDing the DEVICE\_INIT\_DONE and BANK\_#\_CALIB\_STATUS signals of the PFSOC\_INIT\_MONITOR IP. BANK\_# refers to the BANK where the DDR subsystem is placed.

### 2.3.2 PolarFire SoC Initialization Monitor


PolarFire SoC Initialization Monitor (PFSOC\_INIT\_MONITOR) is an IP that exposes the device configuration status to the FPGA fabric. This IP must be instantiated in the FPGA fabric in all designs and can be used to gate the operation of user fabric logic until the device initialization is complete. The assertion of DEVICE\_INIT\_DONE signifies the completion of the device configuration. PolarFire and PolarFireSoC devices have a System Controller Suspend mode feature that can be used to force the system controller into reset after device initialization is complete. This mode is essential for safety critical applications to protect the device from unintended device programming or zeroization of the device due to Single Event Upset (SEU) events. When using the device System Controller Suspend mode feature, the Latch System Controller outputs option must be enabled. The exposed CLK\_160\_MHZ port must be connected to the internal 160 MHz RCOSC. The PFSOC\_INIT\_MONITOR IP is available in the IP Catalog under Clock and Management as shown in the following figure.

Figure 2-6. PolarFire SoC Initialization Monitor Configurator



The following figure shows the **Dynamic Recalibration** tab.


Figure 2-7. PolarFire SoC Initialization Monitor Configurator - Dynamic Recalibration



PolarFire SoC Initialization Monitor provides simulation support. Use the **Simulation Options** tab to specify the time of releasing the output signals from the zero time instance. The following figure shows the **Simulation Options** tab.



Figure 2-8. PolarFire SoC Initialization Monitor Configurator - Simulation Options



**Note:** IOs must be calibrated before initiating the training logic of the DDR controller. This requires generating a reset signal by ANDing the DEVICE\_INIT\_DONE and BANK\_#\_CALIB\_STATUS signals of the PFSOC\_INIT\_MONITOR IP. BANK\_# refers to the BANK where the DDR subsystem is placed.

### 2.3.3 Secured Non-Volatile Memory (sNVM)

Each device has 56 Kbytes of sNVM, organized into 221 pages of 236 or 252 bytes depending on whether the data is stored as plain text or encrypted/authenticated data. It can be accessed through system service calls to the System Controller. Pages within the sNVM can be marked as ROM during bit-stream programming. The sNVM content can be used to initialize LSRAMs and  $\mu$ SRAMs with secure data.

The following formulas apply where there is at least one LSRAM or USRAM to be auto-initialized in the user design, giving a duration in milliseconds, for the initialization of the RAM blocks from sNVM.

$$t_{\text{LSRAM\_pt\_SNVM}} = ((14.0875 + (541.4125 \times L)) / 1000) \pm 6\%$$

$$t_{\text{USRAM\_pt\_SNVM}} = ((14.0875 + (29.325 \times L)) / 1000) \pm 6\%$$

Where,

L = Number of LSRAMs to be auto-initialized

U = Number of small SRAMs to be auto-initialized

**Note:** pt in "tLSRAM\_pt\_SNVM" and "tUSRAM\_pt\_SNVM" refers to "plaintext".

### 2.3.4 Embedded Non-Volatile Memory (eNVM) (For PolarFire SoC FPGA Only)

PolarFire SoC FPGA devices include one embedded non-volatile memory (eNVM) block size of 128 KB. eNVM supports Single error correction and dual error detection (SECDED) protected, High Data Retention Time. For more information, see [PolarFire FPGA and PolarFire SoC FPGA Security User Guide](#).

### 2.3.5 $\mu$ PROM

Both the device families have a micro programmable read-only memory ( $\mu$ PROM) row located at the bottom of the fabric, providing up to 513 Kbytes of non-volatile, read-only memory. The address bus is 16-bit wide and the read data bus is 9-bit wide. Fabric logic has access to the entire  $\mu$ PROM data.

The following formulas apply where there is at least one LSRAM or USRAM to be auto-initialized in the user design, giving a duration in milliseconds.

$$t_{\text{LSRAM\_pt\_UPROM}} = ((30.1325 + (663.7125 \times L)) / 1000) \pm 6\%$$

$$t_{\text{USRAM\_pt\_UPROM}} = ((30.1325 + (28.75 \times U)) / 1000) \pm 6\%$$

Where,

L = Number of LSRAMs to be auto-initialized

U = Number of small SRAMs to be auto-initialized

**Note:** pt in "tLSRAM\_pt\_UPROM" and "tUSRAM\_pt\_UPROM" refers to "plaintext" .

### 2.3.6 External SPI Flash

The SPI Flash memory interfaces with the System Controller's SPI interface and can store the programming images. The System Controller supports devices from vendors like Micron, Winbond, and Spansion.

Fabric SRAM (tLSRAM and tUSRAM) in SPI Flash can be initialized using Plaintext Initialization Data, Authenticated Plaintext Initialization Data, and Authenticated Encrypted Initialization Data.

If user design does not require the auto-initialization of any large FPGA fabric SRAMs, the tLSRAM parameter is zero. If user design does not require the auto-initialization of any small FPGA fabric SRAMs (USRAMs), the tUSRAM parameter is zero.

#### 2.3.6.1 Plaintext Initialization Data Without Authentication

The following formulas apply where there is at least one LSRAM or USRAM to be auto-initialized in the user design from SPI Flash, giving a duration in milliseconds.

$$t_{\text{LSRAM\_pt}} = [(((\text{ROUNDUP}(4.034 \times L) + 1) \times 8192 / f) + (130 \times L)) / 1000] + 1 \pm 6\%$$

$$t_{\text{USRAM\_pt}} = [(((\text{ROUNDUP}(0.144 \times U) + 1) \times 8192 / f) + (25 \times U)) / 1000] + 1 \pm 6\%$$

Where,

L = Number of LSRAMs to be auto-initialized

U = Number of small SRAMs to be auto-initialized

f = Frequency of the SPI clock in MHz

**Note:** pt in "tLSRAM\_pt" and "tUSRAM\_pt" refers to "plaintext" .

#### 2.3.6.2 Authenticated Plaintext Initialization Data

If authentication of the plaintext initialization data is selected, an additional 103 ms  $\pm$  6% must be added to the tLSRAM\_pt and tUSRAM\_pt timing parameters.

**Note:** pt in "tLSRAM\_pt" and "tUSRAM\_pt" refers to "plaintext" .

#### 2.3.6.3 Authenticated Encrypted Initialization Data

The following formula calculates the additional time required for LSRAM to perform the encryption.

$$t_{\text{LSRAM\_enc}} = t_{\text{LSRAM\_pt}} + t_{\text{LSRAM\_auth}} + ((\text{ROUNDUP}((L \times 2560) / 1024, 1) + 1) \times 1024 \times 8 / \text{Dlsram}) / 1000$$

Where, pt in "tLSRAM\_pt" refers to "plaintext".

**Note:** Dlsram depends on the SPI SCK frequency.



The following table lists the LSRAM encrypted data divisor settings.

**Table 2-1. LSRAM Encrypted Data Divisor Settings**

SPI_SCK frequency (MHz)	Dlsram
13.33	180
20	30
40	15

The following formula calculates the additional time required for USRAM to perform the encryption.

$$t_{\text{USRAM\_enc}} = t_{\text{USRAM\_pt}} + t_{\text{USRAM\_auth}} + ((\text{ROUNDUP}((U \times 2560) / 1024, 1) + 1) \times 1024 \times 8 / \text{Dusram}) / 1000$$

Where,

- $t_{\text{LSRAM\_pt}} = t_{\text{LSRAM}}$
- $t_{\text{USRAM\_pt}} = t_{\text{USRAM}}$
- auth in "tLSRAM\_auth" and "tUSRAM\_auth" refers to "Authenticated Plaintext".
- pt in "tUSRAM\_pt" refers to "plaintext".
- $t_{\text{LSRAM\_auth}} = t_{\text{USRAM\_auth}} = 103\text{ms} \pm 6\%$ .

**Note:** Dusram depends on the SPI SCK frequency.

The following table lists the USRAM encrypted data divisor settings.

**Table 2-2. USRAM Encrypted Data Divisor Settings**

SPI_SCK frequency (MHz)	Dlsram
20	45
40	20


For SPI\_SCK frequency of 13.3 MHz, the formula is as follows:

$$t_{\text{USRAM\_enc}} = t_{\text{USRAM\_pt}} + t_{\text{USRAM\_auth}} + 0.01$$

### 2.3.7 How To Set Up Design and Memory Initialization

This section describes how to initialize PCIe, transceivers, and fabric RAM blocks using the **Configure Design Initialization Data and Memories** option in Libero SoC. Design and Memory Initialization is divided into three stages of initialization as shown in the following figure.

Figure 2-9. Design and Memory Initialization



1. The first stage client is responsible for bring-up of FPGA fabric and related IOs, and then de-asserts the FABRIC\_POR\_N signal. This client is stored in the sNVM at the top of the address space.
2. The second stage client initializes the PCIe and XCVR blocks present in the design. The client is stored in the sNVM and the starting address of the client is configurable.
3. The third stage client initializes the fabric RAMs present in the design. Each logical RAM in the design can be initialized from a different Storage Type—sNVM, uPROM, or SPI Flash. The starting address of these storage types is configurable.

**Note:** The second stage client initializes the PCIe and XCVR blocks present in the design. Import a text file to change the default PCIe/XCVR register values (custom configuration). This will modify the Stage 2 generated assembly file (from default flow). The format in the text file to change the register content is as follows:

Instance\_Name, Register:Field\_Name, and Hex value separated by spaces. For example:

PF\_PCIE\_0/PCIESS\_LANE0\_Pipe\_AXI0\_SER\_DRV\_CTRL:TXDRVTRIM 0xFFFFFFFF

**Note:** When initializing the RAM from SPI Flash, ensure that the System Controller SPI interface is in the Master mode by setting the IO\_CFG\_INTF pin to 1.

**Note:** The SPI Clock divider value specifies the required SPI SCK frequency to read the initialization data from SPI Flash. The SPI Clock divider value must be selected based on the external SPI Flash operating frequency range.

Table 2-3. SPI Clock Divider Value


SPI Clock Divider Value	SCK Frequency
1	80 MHz
2	40 MHz
4	20 MHz
6	13.3 MHz

Follow these steps to initialize fabric RAMs at power-up:

1. Select the required logical RAM from the **Fabric RAMs** tab and click **Edit**. The Edit Fabric RAM Initialization Client window provides the following options to:
  - Initialize the client from an Intel-Hex (\*.hex), Simple-Hex(\*.shx), Motorola-S (\*.s), or Microchip Binary (\*.mem)


- Initialize the client with Zeros
- Create the client as a placeholder with no content
- Select **Storage Type** for the client

**Figure 2-10. Fabric RAMs**




2. After configuring the RAM initialization client, click **Apply** on the **Fabric RAMs** tab.
3. Select **Generate Design Initialization Data** under **Design Flow** tab. It automatically generates the first, second, and third stage initialization clients, which are automatically added to the non-volatile memory that the user chooses.  
The **Generate Design Initialization Data** is highlighted as shown in the following figure.

Figure 2-11. Generate Design Initialization Data




The initialization clients are added to the respective tab—μPROM, sNVM, SPI Flash, or eNVM (for PolarFire SoC FPGA only)—as shown in the following figure.

Figure 2-12. Initialization Clients Generated in sNVM



**Note:** The second stage client is added to sNVM if the user design includes the PCIe or XCVR block.

If SPI Flash is selected as the storage type, the initialization client is added to the **SPI Flash** tab as shown in the following figure.

**Figure 2-13. Third Initialization Client on SPI Flash**

4. If an external SPI Flash is chosen for stage 3, before completing the **Run PROGRAM Action**, you should generate **Generate SPI Flash Image** and **Run PROGRAM\_SPI\_IMAGE Action** from the **Design Flow** tab, as shown in the following figure.

**Figure 2-14. Program SPI Flash Image**

These steps ensure that PCIe, XCVR, and Fabric RAMs present in the design are initialized during power-up using initialization clients placed in the non-volatile memory based on the user selection.


### 2.3.7.1 SPI Flash Client Configuration

Memory initialization data stored in SPI Flash can be encrypted and bound with the device. The Design Initialization tab provides the following encryption/binding options:

- SPI Flash – Binding Encrypted with Default Key  
In this case, KLK is used as the root key for authentication and encryption/decryption
- SPI Flash – Binding Encrypted with User Encryption Key 1 (UEK1)  
In this case, UEK1 is used as the root key for authentication and encryption/decryption
- SPI Flash – Binding Encrypted with User Encryption Key 2 (UEK2)  
In this case, UEK2 is used as the root key for authentication and encryption/decryption

### 2.3.7.2 eNVM Client Configuration (For PolarFire SoC FPGA Only)

If eNVM is selected as the storage type, the initialization client is added to the eNVM tab as shown in the following figure. Once the initialization client is added to the eNVM, double-click **Generate Bitstream** from the **Design Flow** tab.

**Figure 2-15. Fourth Stage Initialization Client in eNVM**

### 2.3.8 Power-up To Functional (PUFT) Timing Data Report

The information about PUFT timing data is available in the Design Initialization Data and Memories report of the Libero SoC. To indicate the completion of initialization of each block, such as PCIE, XCVR, RAMs, a signal is asserted as part of device initialization after power-up (this is done as part of UIC). For example, PCIE\_INIT\_DONE signal is asserted after all the PCIE related registers are configured. The last signal that is asserted is DEVICE\_INIT\_DONE.

In cases of PCIE and XCVR blocks, the number of instructions used to initialize the registers of that block are counted after FABRIC\_POR is asserted in each case. Software implementation of PUF timing for any signal is a product of 'number of instructions' and a constant (average time taken for one UIC instruction). This number is added to the report for every signal.

$$\text{PUFT}_{\text{signal}} = (\text{Number\_Of\_Instructions} \times \text{Constant}) \text{ ns}$$

This constant is based on the run time (of UIC script) data collected. Based on the number of instructions in that design and the amount of time taken by UIC, the average time taken for one UIC instruction is calculated.

In case of SRAM and  $\mu$ SRAM blocks, the amount of time taken to initialize vary from number of blocks measured on a device. This average time to initialize one block is used to compute the PUF timing of that signal. There is a constant time taken by system controller to copy the data to initialize the first block (Constant\_Copy\_Time). When the first block is being initialized, the data for initializing the second block is copied in background.

$$\text{PUFT}_{\text{signal}} = \text{Constant\_Copy\_Time} + (\text{Number\_Of\_Blocks} \times \text{Average\_Time\_to\_Init\_One\_Block}) \text{ ns}$$

These signals are asserted in a sequence so the PUFT timing for each signal depends on:

- The previous block(s) in the sequence being instantiated in the user design (or not)
- The configuration of the block (Some configurations may need a few additional registers.)

SRAMs and  $\mu$ SRAMs can be initialized from different storage locations (sNVM, UPRAM, and SPI). In the case of SPI, additional data needs to be collected depending on the SPI clock divider value and the encryption type selected.


### 2.3.9 RAM Initialization Before Place and Route

During Fabric RAM IP core creation, the content file can be imported for simulation. The path of the content file is stored and passed to the Design and Memory Initialization stage.

Follow these steps to initialize Fabric RAM using LSRAM and  $\mu$ SRAM configurator:


1. In the **PF Two-Port Large SRAM Configurator** window, select the **Memory Initialization Settings** tab. Then, select the **Initialize RAM at Power-up** check box as shown in the following figure.

Figure 2-16. PF Two-Port Large SRAM Configurator Window



2. Select the **Import File** option and import memory content file (Intel-Hex) from the **Import Memory Content** dialog box, as shown in the following figure. File extensions are set to \*.hex for **Intel-Hex** files during import. The imported memory content is displayed in the **RAM Content Editor** pane.

Figure 2-17. Import Memory Content



3. After Place and Route, select the storage type for the content file and generate the initialization client using the procedure mentioned in 2.3.7. [How To Set Up Design and Memory Initialization](#).

For more information about LSRAM and  $\mu$ SRAM Configurators and user options, see the “**Embedded Memory Blocks**” section in [PolarFire FPGA and PolarFire SoC FPGA Fabric User Guide](#).

## 2.4 MSS Pre-Boot (For PolarFire SoC FPGA Only)

Upon successful completion of Design Initialization (assertion of `DEVICE_INIT_DONE`), MSS Pre-boot starts its execution. The MSS is released from a reset after completion of all normal startup procedures. The System Controller manages the programming, initialization, and configuration of the devices. For ES devices, MSS Pre-boot does not occur if the programmed device is configured for System Controller suspend mode.

The MSS pre-boot phase of initialization is coordinated by System Controller firmware, although it may make use of the E51 in the MSS Core Complex to perform certain parts of the pre-boot sequence.

The following events occur during the MSS pre-boot stage:

- Power-up of the MSS embedded Non-Volatile Memory (eNVM)
- Initialization of the redundancy repair associated with the MSS Core Complex L2 cache
- Authentication of User boot code (if User Secure boot option is enabled)
- Handover operational MSS to User Boot code


The MSS Core Complex can be booted in one of four modes. The following table lists the MSS pre-boot options, which can be configured and programmed into the sNVM. The boot mode is defined by the user parameter `U_MSS_BOOTMODE[1:0]`. Additional boot configuration data is mode-dependent and is defined by the user parameter `U_MSS_BOOTCFG` (see [Table 2-6](#) and [Table 2-8](#)).



**Table 2-4. MSS Core Complex Boot Modes**

U_MSS_BOOTMODE[1:0]	Mode	Description
0	Idle boot	MSS Core Complex boots from boot ROM if MSS is not configured
1	Non-secure boot	MSS Core Complex boots directly from address defined by the U_MSS_BOOTADDR
2	User secure boot	MSS Core Complex boots from sNVM
3	Factory secure boot	MSS Core Complex boots using the factory secure boot protocol

The boot option is selected as part of the Libero design flow. Changing the mode can only be achieved through the generation of a new FPGA programming file.

**Figure 2-18. MSS Pre-boot Flow**


### 2.4.1 Idle Boot

If the MSS is not configured (For example, blank device), then the MSS Core Complex executes a boot ROM program which holds all the processors in an infinite loop until a debugger connects to the target. The boot vector registers maintain their value until the device is reset or a new boot mode configuration is programmed. For configured devices, this mode can be implemented using the U\_MSS\_BOOTMODE=0 boot option in the Libero configurator.

**Note:** In this mode, U\_MSS\_BOOTCFG is not used.

The following figure shows the Idle boot flow.

Figure 2-19. Idle Boot Flow



### 2.4.2 Non-Secure Boot

In this mode, the MSS Core Complex executes from a specified eNVM address without authentication. It provides the fastest boot option, but there is no authentication of the code image. The address can be specified by setting U\_MSS\_BOOTADDR in the Libero Configurator. This mode can also be used to boot from any FPGA fabric memory resource through FIC. This mode is implemented using the U\_MSS\_BOOTMODE=1 boot option.


The MSS Core Complex is released from reset with boot vectors defined by U\_MSS\_BOOTCFG (as listed in the following table).

Table 2-5. U\_MSS\_BOOTCFG Usage in Non-Secure Boot Mode 1

Offset (bytes)	Size (bytes)	Name	Description
0	4	BOOTVEC0	Boot vector for E51
4	4	BOOTVEC1	Boot vector for U540
8	4	BOOTVEC2	Boot vector for U541
16	4	BOOTVEC3	Boot vector for U542
20	4	BOOTVEC4	Boot vector for U543

The following figure shows the Non-Secure boot flow.

Figure 2-20. Non-Secure Boot Flow



### 2.4.3 User Secure Boot

This mode allows user to implement their own custom secure boot and the user secure boot code is placed in the sNVM. The sNVM is a 56 Kbytes non-volatile memory that can be protected by the built-in physically unclonable function (PUF). This boot method is considered secured because sNVM pages marked as ROM are immutable. On power up, the System Controller copies the user secure boot code from sNVM to Data Tightly Integrated Memory (DTIM) of the E51 Monitor core. E51 starts executing the user secure boot code.

If the size of the user secure boot code is more than the size of the DTIM then user needs to split the boot code into two stages. The sNVM may contain the next stage of the user boot sequence, which may perform authentication of the next boot stage using the user authentication/decryption algorithm.

If authenticated or encrypted pages are used, then the same USK key (that is, U\_MSS\_BOOT\_SNVM\_USK) must be used for all authenticated/encrypted pages.


If authentication fails, the MSS Core Complex can be placed in reset and the BOOT\_FAIL tamper flag can be raised. This mode is implemented using the U\_MSS\_BOOTMODE=2 boot option.

Table 2-6. U\_MSS\_BOOTCFG Usage in User Secure Boot

Offset (bytes)	Size (bytes)	Name	Description
0	1	U_MSS_BOOT_SNVM_PAGE	Start page in SNVM
1	3	RESERVED	For alignment
4	12	U_MSS_BOOT_SNVM_USK	For authenticated/encrypted pages

The following figure shows the user secure boot flow.

Figure 2-21. Factory Secure Boot



#### 2.4.4 Factory Secure Boot

In this mode, the System Controller reads the Secure Boot Image Certificate (SBIC) from eNVM and validates the SBIC. On successful validation, System Controller copies the factory secure boot code from its private, secure memory area and loads it into the DTIM of the E51 Monitor core. The default secure boot performs a signature check on the eNVM image using SBIC which is stored in eNVM. If no errors are reported, reset is released to the MSS Core Complex. If errors are reported, the MSS Core Complex is placed in reset and the BOOT\_FAIL tamper flag is raised. Then, the System Controller activates a tamper flag which asserts a signal to the FPGA fabric for user action. This mode is implemented using the U\_MSS\_BOOTMODE=3 boot option.

The SBIC contains the address, size, hash, and Elliptic Curve Digital Signature Algorithm (ECDSA) signature of the protected binary blob. ECDSA offers a variant of the DSA, which uses elliptic curve cryptography. It also contains the reset vector for each Hardware thread/core/processor core (Hart) in the system.

Table 2-7. Secure Boot Image Certificate (SBIC)

Offset	Size (bytes)	Value	Description
0	4	IMAGEADDR	Address of UBL in MSS memory map

.....continued

Offset	Size (bytes)	Value	Description
4	4	IMAGELEN	Size of UBL in bytes
8	4	BOOTVEC0	Boot vector in UBL for E51
12	4	BOOTVEC1	Boot vector in UBL for U540
16	4	BOOTVEC2	Boot vector in UBL for U541
20	4	BOOTVEC3	Boot vector in UBL for U542
24	4	BOOTVEC4	Boot vector in UBL for U543
28	1	OPTIONS[7:0]	SBIC options
28	3	RESERVED	—
32	8	VERSION	SBIC/Image version
40	16	DSN	Optional DSN binding
56	48	H	UBL image SHA-384 hash
104	104	CODESIG	DER-encoded ECDSA signature
Total	208	Bytes	—

**DSN**

If the DSN field is non-zero, it is compared against the device's own serial number. If the comparison fails, then the boot\_fail tamper flag is set and authentication is aborted.

**VERSION**

If SBIC revocation is enabled by U\_MSS\_REVOCATION\_ENABLE, the SBIC is rejected unless the value of VERSION is greater than or equal to the revocation threshold.

**SBIC REVOCATION OPTION**

If SBIC revocation is enabled by U\_MSS\_REVOCATION\_ENABLE and OPTIONS[0] is '1', all the SBIC versions less than VERSION are revoked upon complete authentication of the SBIC. The revocation threshold remains at the new value until it increments again by a future SBIC with OPTIONS[0] = '1' and a higher VERSION field. The revocation threshold may only be incremented using this mechanism and can only be reset by a bit-stream.


When the revocation threshold is updated dynamically, the threshold is stored using the redundant storage scheme used for passcodes such that a power failure during device boot does not cause a subsequent device boot to fail. If the update of revocation threshold fails, it is guaranteed that the threshold value is either the new value or the previous one.

**Table 2-8. U\_MSS\_BOOTCFG Usage in Factory Boot Loader Mode**

Offset (bytes)	Size (bytes)	Name	Description
0	4	U_MSS_SBIC_ADDR	Address of SBIC in MSS address space
4	4	U_MSS_REVOCATION_ENABLE	Enable SBIC revocation if non-zero

The following figure shows the factory secure boot flow.

Figure 2-22. Factory Secure Boot Flow



## 2.5 MSS User Boot (For PolarFire SoC FPGA Only)

MSS user boot takes place when the control is given from System Controller to MSS Core Complex. Upon successful MSS pre-boot, System Controller releases the reset to the MSS Core Complex. MSS can be booted up in one of the following ways:

- Bare Metal Application
- Linux Application
- AMP Application

For more information about MSS booting, see [PolarFire SoC Software Development and Tool Flow User Guide](#).

## 2.6 HSIO/GPIO Bank Initialization

Unused GPIO and HSIO banks can be left powered down or powered up. During the device power-up, the used GPIO and HSIO banks are simultaneously powered up along with all the other power supplies. All of the banks are initialized automatically with Flash configuration bits when fabric is powered up. All of the powered-up user IOs (HSIO/GPIO) go through an initial PVT calibration on power-up.

The time at which IOs are functional depends on a combination of the following:

- Device boot
- Ramp-up time of the power applied to the IO banks
- Calibration time of IOs (For example, DDR interfaces)

For low-speed operations below 100 MHz, IOs are functional after the power applied to IO banks exceeds the threshold levels. When GPIO is mapped to the OUTPUT PAD signals, the drive strength is weakened when initial calibration is complete. This occurs because the initial pre-calibrated drive strength is at maximum calibration code until IO calibration status/AUTOCALIB\_DONE signal is asserted. It is recommended to monitor the IO calibration status/AUTOCALIB\_DONE signal for both high-speed and low-speed signals because of the drive strength change.

If the user requires the IOs to be usable immediately upon completion of device boot, the IO power ramp time must be sufficiently short. The user can also apply slow or delayed IO power ramp times on IO banks to delay the time until which the IOs are usable. If the user is applying slow ramp rates to IO banks power supplies, the user logic in the fabric must monitor the state of the IO banks to know when they are usable as low-speed IOs.

**Figure 2-23. Ramp-up Time**

**I/O Bank Settings**

Bank

Choose Bank: **Bank2 - GPIO** ☐ Locked

Attributes

☒ Auto Calibration

Auto Calibration Ramp Time (ms) **50**

Voltage Selection

	Range	Min	Typical	Max
VDDI: <b>Unassigned</b>		N/A	N/A	N/A
VREF: <b></b>				

☐ Use VREF default pins

How to handle placed macros incompatible with VDDI/VREF

☒ Unplace them

☐ Change I/O technology to be compatible

Available Technologies

Disabled Technologies

- BUSLVDSE25
- HCSL25
- HCSL33
- HSTL15I
- HSTL15II
- HSUL18I
- HSUL18II
- LCMDSE25

Help OK Cancel

The high-speed IO calibration process occurs automatically. The user's design in the FPGA fabric must monitor the completion of IO calibration or AUTOCALIB\_DONE to use the IOs for high-speed applications. The status of

the IO calibration and bank power supply can be monitored using the status signals of the PolarFire/PolarFire SoC Initialization Monitor IP. The following figure shows Auto calibration timeout settings. Configure the Timeout option based on selected GPIO or HSIO in the user design.

**Figure 2-24. Auto Calibration Timeout**

Reports | StartPage | top.v | PF\_IOD\_GENERIC\_TX\_CO.v | Constraint Manager | Design and Memory Initialization | top

Design Initialization | uPROM | sNVM | SPI Flash | Fabric RAMs

Apply | Discard | Help

In design initialization, user design blocks such as LSRAM,  $\mu$ SRAM, transceivers, and PCIe can be initialized as an option using data stored in the non-volatile storage memory. The initialization data can be stored in  $\mu$ PROM, sNVM, or an external SPI Flash.

Follow the below steps to program the initialization data:

1. Set up your fabric RAMs initialization data, if any, using the 'Fabric RAMs' tab
2. Define the storage location of the initialization data
3. Generate the initialization clients
4. Generate or export the bitstream
5. Program the device

Design initialization specification

First stage (sNVM)

In the first stage, the initialization sequence de-asserts FABRIC\_POR\_IL.

Second stage (sNVM)

In the second stage, the initialization sequence initializes the PCIe and XCVR blocks present in the design.

Start address for second stage initialization client: 0x 00000000

Third stage (sNVM/ $\mu$ PROM/SPI-Flash)

In the third stage, the initialization sequence initializes the Fabric RAMs present in the design.

To save the initialization instructions in sNVM/ $\mu$ PROM/SPI-Flash, please use 'Fabric RAMs' tab to make your selection for each RAM client.

☐ Start address for sNVM clients: 0x 00000000

☐ Start address for  $\mu$ PROM clients: 0x 00000000

☐ Start address for SPI-Flash clients: 0x 00000400

SPI-Flash Binding: SPI-Flash - No-binding Plaintext SPI Clock divider value: 1(80 MHz)

☒ Broadcast instructions to initialize RAM's to zero's

Third stage initialization is not needed because RAM clients are not present.

Time Out (s): 128

Auto Calibration Time Out (ms): 3000

Custom configuration file: ...

The PolarFire/PolarFire SoC Initialization Monitor asserts BANK\_#\_CALIB\_STATUS and BANK\_#\_VDDI\_STATUS signals to the fabric. BANK\_#\_CALIB\_STATUS can be used by the user logic to determine if the calibration completes for each IO bank. BANK\_#\_VDDI\_STATUS signal can be used to monitor VDDI supply on specific IO banks.

The DRI clock (DRI\_CLK) must be gated off until the assertion of DEVICE\_INIT\_DONE, which asserts at the end of the complete device initialization.

## 2.7 I/O Recalibration


The PF\_INIT\_MONITOR IP and PFSOC\_INIT\_MONITOR IP are used to control the IO recalibration or to monitor the initial I/O calibration. User can use I/O Recalibration feature either to delay or sequence calibration to account for VT impact on I/O performance. The following figure shows the recalibration operation.

When IO recalibration is enabled, the following ports are exposed in PFSOC\_INIT\_MONITOR IP:

- BANK\_#\_CALIB\_STATUS
- BANK\_#\_CALIB\_INTERRUPT
- BANK\_#\_CALIB\_LOCK
- BANK\_#\_CALIB\_LOAD
- BANK\_#\_CALIB\_START

The following figure shows the recalibration operation.



**Figure 2-25. Recalibration Operation**

The following steps describe the recalibration operation:

1. Start a new calibration.
  - user activation of "bank#\_calib\_start"=1.
  - This initiates the calibration sequence.
2. The calibration engine indicates it has a new code.
  - Calibration engine activates the signal "bank#\_calib\_interrupt"=1.
  - At this point the new calibration code is ready, but has not been released to the IOs. It is being held ready for when the user requires it.
3. The user indicated that the engine should send out the new code to the IOs.
  - User activates the "bank#\_calib\_lock"=1.
  - This latches the new codes and distributes to the IOs.
4. The calibration engine indicates the latching of the new codes is complete.
  - Calibration engine activates the "bank#\_calib\_status"=1.
  - This indicates the calibration is complete to the user and IOs.

**Note:** bank#\_calib\_load must be tied high.

### 2.7.1 I/O Editor

There is a way to configure the I/O to use code from the LANECTRL instead of the bank-level code. Code are loaded in the LANECTRL after the initial calibration. They are not affected by subsequent recalibration. This allow to configure I/O to opt-out of recalibration. Since output can glitch when loading new codes, it is important to be able to opt-out for I/O that cannot be tristated or must not glitch during operation (like output reset or clock). **Use IO calibration from the lane** in the I/O editor selects code from the LANECTRL only if initial calibration is enabled for that bank. If an I/O opt-out of recalibration and use LANECTRL code, the following IOA PCBIT must be set to 1'b1: `USE_LANE_CALIB_CODE`, else, it must remain at current default 1'b0.

## 2.8 Transceiver Initialization

Transceiver power-up depends on `VDDA`, `VDDA25`, and `VDD_XCVR_CLK`.

`VDD_XCVR_CLK` is applicable if an external reference clock is used for transceivers. For a list of power supplies, see [6. Appendix: Power Supplies](#). During power-up, glitches can occur in the reference clocks and the data bits. The transceiver is initialized by the Flash configuration bits and the design initialization client, which is executed from the sNVM.

When `XCVR_INIT_DONE/DEVICE_INIT_DONE` signal from `PFSOC_INIT_MONITOR` goes high, the transceiver is completely configured. The user logic using the `XCVR` clock must be held in reset until the `XCVR_INIT_DONE` signal is asserted.

The transceiver data pins are in hot-plug mode at power-up. Programming bits can be used to detect TX and/or RX termination early to enable fast Receiver Detection in standards such as PCI Express.

The time taken to complete initialization of the transceiver subsystem depends on the number of lanes to be configured and the number of different high-speed serial protocols to be configured. When QUAD0 with 1 Lane is initialized with Libero default values, the `XCVR` initialization time is 282  $\mu$ s as listed in the following table. The worst

case delay is calculated with all PCS and PMA register writes in stage 2 assembly file. For information about stage 2, see [Design and Memory Initialization](#).

**Table 2-9. XCVR Initialization Time**

Flow Type	No. of Register Writes in Stage 2 Assembly File	XCVR Initialization Time
Default Flow (No modification to generate files)	61	282 $\mu$ s
Assembly File Modified Flow	136	594 $\mu$ s

## 2.9 User PLLs and DLLs Initialization

Both PLLs and DLLs are initialized automatically with Flash configuration bits when fabric is powered up.

## 2.10 PCIe Initialization

To achieve the PCIe initialization requirement, the physical layer is configured using Flash configuration bits. The remaining configuration is done during design initialization with the user data stored in the non-volatile memory.

For resetting the PCIESS, use the PCIe\_x\_PERST\_N sideband reset input.

For resetting PCIESS using drivers, use hot reset (in-band reset). A hot reset is propagated in-band from one link neighbor to another by sending several TS1 (training sequence 1 packets) with bit0 of symbol 5 asserted. These TS1 are sent on all lanes. Once sent, the Tx and Rx of hot reset end up in detect link training state machine (LTSSM) state. Hot reset is initiated by setting the secondary bus reset bit in the root ports bridge control configuration register.

The time taken to complete initialization depends on the number of lanes to be configured and the number of PCI controllers to be configured. When PCIE0 controller is initialized with Libero default values, the PCIe initialization time is 440  $\mu$ s. When PCIE0 and PCIE1 are both enabled, the PCIe initialization time is 782  $\mu$ s.

The worst case PCIe initialization time is calculated with all PCIe Controller and Bridge register writes in stage 2 assembly file as listed in the following table.

**Table 2-10. PCIe Initialization Time**

	Default Flow (No Modification to Generated Files)		Assembly File Modified Flow	
PCIe Controller Selection	No. of Register Writes in Stage 2 Assembly File	PCIe Initialization Time	No. of Register Writes in Stage 2 Assembly File	PCIe Initialization Time
PCIE0-Enabled PCIE1-Disabled	99	440 $\mu$ s	388	937.5 $\mu$ s
PCIE0-Enabled PCIE1-Enabled	185	782 $\mu$ s	745	1759 $\mu$ s

For more information about PCIe initialization process, see [PolarFire FPGA and PolarFire SoC FPGA PCI Express User Guide](#).

## 2.11 State of Blocks During Power-Up

The following table shows the state of different blocks during device power-up.

Table 2-11. Default State During Device Power-Up

Block	POR	Device Boot	Design and Memory Initialization State
System Controller	Held in reset	Executing boot-up sequence	Performs design and memory initialization.
sNVM	Held in reset	Power up sequence, then functional	Functional
FPGA fabric array	Powered down	Power up sequence, then functional	Functional
LSRAM	Powered down	Powered up, uninitialized	Initialized with user data if configured.
μSRAM	Powered down	Powered up, uninitialized	Initialized with user data if configured.
μPROM	Powered down	Powered up	Functional
Math block	Powered down	Powered up	Functional
Transceiver and TX PLLs	Powered down	Powered up but not functional Termination Optionally Enabled	Initialized with user data and functional.
GPIO/HSIO - Low Speed (if power is applied)	Input buffers are disabled and output buffers are tri-stated. GPIO buffers are in hot-plug mode.	Powered up but not usable GPIO buffers are in hot-plug mode.  HSIO buffers do not support hot-plug capability	Functional if IO and IO Auxiliary Supplies supply exceeds threshold.
GPIO/HSIO - High-speed (if power is applied)	Input buffers are disabled and output buffers are tri-stated GPIO buffers are in hot-plug mode.	Powered up but not usable GPIO buffers are in hot-plug mode.  HSIO buffers do not support hot-plug capability.	Functional at high-speed after the completion of IO calibration if IO and IO Auxiliary Supplies are applied.
PCIe	Powered down	Powered up but not functional.	Initialized with user data and functional.
Transceiver IO	Tri-stated and hot-plug mode	Tri-stated in hot-plug mode Termination optionally enabled.	Termination Enabled, operational.
MSSIOs (for PolarFire SoC FPGA only)	Tri-stated	Tri-stated	Tri-stated
MSS (for PolarFire SoC FPGA only)	Powered down	Powered down	Powered down

**Note:** For more information about cold boot and warm boot power-up to functional time, see the “Power-Up to Functional Timing” section in respective [PolarFire FPGA Datasheet](#) or [PolarFire SoC FPGA Advance Datasheet](#).

### 3. PolarFire FPGA Resets


After a device power-up, the PolarFire FPGA system controller manages the device initialization. The fabric flip-flops power-up in an unknown state. The reset logic should be included in the design for proper functioning. A reset pulse is required to force the initial state of flip-flops to a known value. The following sections describe the PolarFire hard resets and user reset generation mechanism.

#### 3.1 Hard Resets

PolarFire FPGA devices can be reset by any of the following sources:

- DEVRST\_N pin
- Reset from POR circuitry
- Device Reset from Fabric

**Figure 3-1. Simplified Block Diagram of Resets**



##### 3.1.1 Device Reset Pad (DEVRST\_N)

DEVRST\_N or device reset, is powered through the dedicated IO bank. The DEVRST\_N assertion results in full re-initialization of the device, including the loading of user configuration data to PCIe, transceivers, and the re-initialization of MSS, fabric LSRAMs, and µSRAMs.

The DEVRST\_N may be pulled low by an external source in order to schedule a full device reset and re-boot. This is not an asynchronous reset, but asserts a non-maskable interrupt (NMI) to the processor in the system controller, which then starts the watchdog timer to schedule an unstoppable device reset, to be asserted after the firmware has disabled I/Os and fully executed a safe power-down of the fabric.

For designing a robust system, users may use the dedicated DEVRST\_N pin or a general purpose reset signal using any GPIO/HSIO as a global system reset. For the following cases, the users can use the DEVRST\_N as a warm reset for the device:

- User design modifies auto-initialized fabric RAMs or PCIe configuration during operation.
- User design is using transceivers or UserCrypto.

In case of PCIe, for resetting the PCIeSS, use the PCIe\_x\_PERST\_N input. The PCIe\_x\_PERST\_N is a sideband reset input. For resetting PCIeSS using drivers, use hot reset (in-band reset).

A hot reset is propagated in-band from one link neighbor to another by sending several TS1 (training sequence 1 packets) with bit0 of symbol 5 asserted. These TS1 are sent on all the lanes. When sent, the Tx and Rx of hot reset end up in detect LTSSM (link training state machine) state. Hot reset is initiated by software by setting the secondary bus reset bit in the Root Port's Bridge control configuration register.

For all other use cases, it is recommended to use a general purpose reset signal using any GPIO, HSIO, or IO because they take much shorter time for design to come out of reset.

If the dedicated DEVRST\_N is not used for warm resets, the DEVRST\_N pin must be configured using one of the following methods:

- Drive the signal with a POR chip or an external device and keep the DEVRST\_N asserted till the system/clocks are stable and the chip is properly powered up.
- Connect DEVRST\_N to VDDI3 through a 1 kΩ ohm resistor per pin without sharing with any other pins.
  - In this case, the user needs to ensure that all clocks going to the device are stable before the user design is released from power-on reset. The details of the minimum time taken for the fabric design to be activated after power-on is specified in the Power-Up To Functional Timing section of [PolarFire FPGA Datasheet](#).

### 3.1.2 Resets Initiated from POR Circuitry

POR circuitry releases the System Controller from the Reset state when all voltage supplies (VDD, VDD18, and VDD25) reach their stable minimum threshold levels. If any of the supplies fall below the minimum requirement, the device reset is issued.

### 3.1.3 Device Reset from Fabric

The RESET\_DEVICE signal from the Fabric might be pulsed high by user logic to initiate a full device reset and re-boot. It is one of the tamper response control signals. It can be used as a tamper response to a detected tamper event in the Fabric. Assertion of RESET\_DEVICE reset initiated from the Fabric triggers the System Controller to power down the device in the following sequence:

1. The reset signal propagates as a non-maskable interrupt to the System Controller, which first disables all the I/Os.
2. Starts the Watchdog timer to schedule an device reset.
3. Powers down the Fabric.

Resets are issued to all peripherals, such as MSS (PFSoc), Fabric, transceivers, PCIe, PLLs, and DLLs.

## 3.2 User Reset Generation Scheme

The User Reset Generation Scheme are as follows:

- If the design uses an external reset input, the reset input must be ignored until the input buffer of the reset signal is known to be operational. This is applicable for the following conditions:
  - FABRIC\_POR\_N negates
  - BANK\_x\_VDDI\_STATUS asserts (where x is the number of the IO bank containing the input buffer)
- If the design uses a PLL with an external reference clock input, the PLL must be held in power-down state from the FPGA fabric until the external reference clock is stable and the input buffer of the external reference clock is known to be operational. The input buffer is operational when the later of the following two conditions occur:
  - FABRIC\_POR\_N negates
  - BANK\_y\_VDDI\_STATUS asserts (where y is the number of the IO bank containing the input buffer)
- If the DRI\_CLK is generated by a flip-flop in the FPGA fabric (e.g. a clock divider), this flip-flop must be asynchronously reset (e.g with FABRIC\_POR\_N).
- The flip-flop in the FPGA fabric that drives DRI\_PSEL must be asynchronously reset (e.g with FABRIC\_POR\_N).
- A PLL lock signal should not be used directly as a reset signal if the PLL is configured not to emit clock pulses until after lock assertion because no clock edges occur during reset and any synchronous reset logic in the FGPA fabric is not correctly reset.


It is recommended to use CORERESET\_PF as shown in [Figure 3-3](#) to incorporate these requirements.

The CORERESET\_PF IP core is included in the Libero IP catalog as shown in [Figure 3-2](#). This IP core synchronously de-asserts the reset to the downstream logic in user-specified clock domain. As a result, the reset assertion is asynchronous but the negation is synchronous to the clock. This IP core ensures that the recovery time is met and that all of the flip-flops come out of reset in the same clock pulse.

The CORERESET\_PF IP combines the resets from multiple sources like external GPIO, PLL lock, and PF\_INIT\_MONITOR blocks. The CORERESET\_PF IP generates system-level synchronous reset (FABRIC\_RESET\_N) for the fabric logic. The fabric flip-flops power-up in an indeterminate state. A reset pulse is

required to force the initial state of flip-flops to a known value. The use of FABRIC\_RESET\_N for this reset is recommended.

**Figure 3-2. CORERESET\_PF IP**




**Note:** For more information about the CORERESET\_PF IP, see the CORERESET\_PF handbook available in Libero catalog.

PolarFire Initialization Monitor (PF\_INIT\_MONITOR component) must be instantiated in all designs and can be used to reset the user logic. The following figure shows an example use case of PF\_INIT\_MONITOR. In this example, the DEVICE\_INIT\_DONE signal is connected to the INIT\_DONE signal of the RESET\_GEN\_0 block (CORERESET\_PF IP) to give a synchronous reset signal to the user logic. The DEVICE\_INIT\_DONE signal gets asserted after the completion of device initialization.

In this example, EXT\_RST\_N and REF\_CLK are connected to Bank 6. BANK\_x\_VDDI\_STATUS and BANK\_y\_VDDI\_STATUS are connected to Bank\_6\_VDDI\_STATUS by enabling the Bank\_6\_VDDI\_STATUS in PF\_INIT\_MONITOR IP. Bank6\_CALIB\_STATUS can be used for monitoring the GPIO calibration status, if any of the GPIO is connected to Bank6.

Figure 3-3. Example of PolarFire Initialization



## 4. PolarFire SoC FPGA Resets

After a device power-up, the PolarFire SoC FPGA System Controller manages the device initialization. The following sections describe PolarFire SoC resets.

### 4.1 Hard Resets

PolarFire SoC FPGA hard reset architecture is the same as PolarFire FPGA devices. For more information about Hard Resets, see PolarFire FPGA [3.1. Hard Resets](#).


### 4.2 MSS Resets

After device power-up, the PolarFire SoC System Controller manages the device initialization. After the MSS warm reset, the firmware sequences the MSS out of reset. The following are the PolarFire SoC resets:

- Microprocessor subsystem (MSS) Cold Reset
- MSS Warm Reset
- MSS Peripheral Soft Resets
- User Reset

For information about the MSS, see [PolarFire SoC FPGA MSS Technical Reference Manual](#).

**Figure 4-1. Block Diagram of MSS Resets**



#### 4.2.1 MSS Cold Reset

MSS cold reset is initiated by the Power on Reset (POR) circuitry when the device is powered on. MSS cold reset results in resetting of all the functionality within the MSS except the eNVM. eNVM can be reset using `SOFT_RESET_CR` register.

#### 4.2.2 MSS Warm Reset

Any of the four MSS warm reset provides a method to reset the entire MSS and all the peripherals. This results in the asynchronous resetting of all functionality within the MSS (except the MSSIO configuration, IOMUXes and potentially MSS GPIO peripherals, if configured to be reset by fabric). The MSS internally remains in reset until the warm reset



source is removed. When the warm reset signal is removed, an interrupt is generated to the System Controller, to indicate the MSS warm reset release event. After this, the System Controller firmware sequences the MSS out of reset.

Following are the sources for initiating warm resets of the MSS.

#### 4.2.2.1 MSS Soft Reset

An MSS\_RESET\_CR soft reset register can be written with a specific value via the application code in order to fully reset the MSS. The following table lists the MSS Soft Reset register names and their description.

**Table 4-1. MSS\_RESET\_CR**

	Register Name	Type	Default Value	Field Description
31:16	Reserved	RO	0x0000	Reserved
15:0	RESET_VALUE	RW	0x0000	When written, 16'hDEAD causes a full MSS reset. The reset clears this register. The register may be written to any value but only a value of 16'hDEAD causes the reset to happen.

#### 4.2.2.2 MSS Reset from Fabric

User logic in the fabric asserts a reset signal, MSS\_RESET\_N\_F2M, to asynchronously reset the MSS.

#### 4.2.2.3 MSS E51 Processor Watchdog Timeout Reset

The MSS can be configured such that the E51 processor's watchdog timer causes a reset of the MSS when the timer runs out.

#### MSS Reset Reasons

MSS can be reset in various ways as explained in the preceding sections. The user can access the 32-bit register RESET\_SR to know which reset caused the MSS to be reset. The following table lists the reason for resetting the MSS.

**Table 4-2. MSS Reset Reasons**

Reason	Reset Reason Bit	Asserted By	Notes
SCB_PERIPH_RESET	0	SCB	This is the power on reset. This fully resets the MSS including eNVM trim values. Additional bits in the SOFT-RESET register also allow the SCB registers to be reset.
SCB_MSS_RESET	1	SCB, CPU, MSS	This resets the MSS including the Core Complex, Peripherals and all AXI infrastructure. It does not reset the eNVM trim values and SCB registers.
SCB_CPU_RESET	2	SCB, CPU, MSS	This resets the Core Complex only. This reset must not be used in most cases as the MSS will require resetting at the same time to clear outstanding AXI transactions and so on.
DEBUGGER_RESET	3	Debugger	This is asserted by the Core Complex debugger and has the same effect as the SCB_MSS_RESET.
FABRIC_RESET	4	Fabric	This is asserted by the fabric and has the same effect as the SCB_MSS_RESET. This reset is disabled by a system register bit at reset and does not function until enabled.

.....continued

Reason	Reset Reason Bit	Asserted By	Notes
WDOG_RESET	5	Watchdog	This indicates that the watchdog reset has been activated.
GPIO_RESET	6	Fabric	This indicates that the fabric GPIO reset was asserted. It resets the GPIO blocks if the GPIOs are configured to be reset by this signal. It does not reset the MSS.
SCB_BUS_RESET	7	Fabric	Indicates that SCB bus reset has occurred.
CPU_SOFT_RESET	8	CPU	Indicates that the CPU resets the MSS using the soft reset register.
Reserved	31:9		Reserved

#### 4.2.2.4 MSS Peripheral Soft Resets

Each MSS peripheral has a soft reset register (SOFT\_RESET\_CR) bit associated with it in the MSS system registers and this bit must be written to “1” and then “0” to allow the peripheral to be used. When the MSS is reset, all these resets are asserted.

**Table 4-3. MSS Peripheral Soft Resets**

ADDR	Register	Field	Bit	Type	Reset value
x88	SOFT_RESET_CR	ENVM	0	RW	0x0

Following is the exception for MSS peripheral soft resets:

**MSS GPIO Soft Reset:** Each of the three MSS GPIO blocks can be configured to be reset by MSS warm reset or by the MSS GPIO reset signal from the fabric (if the device is programmed).

If configured to use the MSS warm reset (the default configuration), then they are also reset by MSS GPIO soft reset registers in the MSS system registers.

If configured to use the GPIO fabric reset, the MSS GPIO registers state are unaffected by writes to the MSS GPIO soft reset registers. However, these MSS GPIO registers are reset during the handling of the MSS warm reset event by the System Controller firmware.

#### 4.2.3 MSS eNVM Reset

Reset of the eNVM is handled by the System Controller.

#### 4.2.4 Resets from MSS to Fabric

There is a status signal ,MSS\_RESET\_N\_M2F, from the MSS to the fabric, which indicates the reset status of MSS. This signal can be used by the fabric logic to hold the data transfers between MSS and fabric. MSS\_RESET\_N\_M2F is asserted when MSS\_RESET\_N\_F2M is asserted and is deasserted by MSS user software.

### 4.3 User Reset Generation Scheme

The User Reset Generation Scheme are as follows:

- If the design uses an external reset input, the reset input must be ignored until the input buffer of the reset signal is known to be operational. This is applicable for the following conditions:
  - FABRIC\_POR\_N negates
  - BANK\_x\_VDDI\_STATUS asserts (where x is the number of the IO bank containing the input buffer)
- If the design uses a PLL with an external reference clock input, the PLL must be held in power-down state from the FPGA fabric until the input buffer of the external reference clock is known to be operational. This is when the later of the following two conditions occur:

- FABRIC\_POR\_N negates
- BANK\_y\_VDDI\_STATUS asserts (where y is the number of the IO bank containing the input buffer)
- If the DRI\_CLK is generated by a flip-flop in the FPGA fabric (e.g. a clock divider), this flip-flop must be asynchronously reset (e.g. with FABRIC\_POR\_N).
- The flip-flop in the FPGA fabric that drives DRI\_PSEL must be asynchronously reset (e.g. with FABRIC\_POR\_N).
- A PLL lock signal should not be used directly as a reset signal if the PLL is configured not to emit clock pulses until after lock assertion because no clock edges occur during reset and any synchronous reset logic in the FPGA fabric is not correctly reset.


It is recommended to use CORERESET\_PF as shown in [Figure 4-3](#) to incorporate these requirements.

The CORERESET\_PF IP core is included in the Libero IP catalog as shown in [Figure 4-2](#). This IP core synchronously de-asserts the reset to the downstream logic in user-specified clock domain. As a result, the reset assertion is asynchronous but the negation is synchronous to the clock. This IP core ensures that the recovery time is met and that all of the flip-flops come out of reset in the same clock pulse.

The CORERESET\_PF IP combines the resets from multiple sources like external GPIO, PLL lock, and PF\_INIT\_MONITOR blocks. The CORERESET\_PF IP generates system-level synchronous reset (FABRIC\_RESET\_N) for MSS and fabric logic.

The Fabric flip-flops power-up in an indeterminate state. A reset pulse is required to force the initial state of flip-flops to a known value. The use of FABRIC\_RESET\_N for this reset is recommended.

**Figure 4-2. CORERESET\_PF IP**




**Note:** For more information about the CORERESET\_PF IP, see the CORERESET\_PF handbook available in Libero catalog.

PolarFire SoC Initialization Monitor (PFSOC\_INIT\_MONITOR component) must be instantiated in all designs and can be used to reset the user logic. The following figure shows an example use case of PFSOC\_INIT\_MONITOR and PFSOC\_MSS\_C0\_0. In this example, the DEVICE\_INIT\_DONE signal is connected to the INIT\_DONE signal of the RESET\_GEN\_0 block (CORERESET\_PF IP) to give a synchronous reset signal to the user logic.

In this example, EXT\_RST\_N and REF\_CLK are connected to Bank 0. BANK\_x\_VDDI\_STATUS and BANK\_y\_VDDI\_STATUS are connected to Bank0\_VDDI\_STATUS by enabling the Bank0\_VDDI\_STATUS in PFSOC\_INIT\_MONITOR IP. Bank0\_CALIB\_STATUS can be used for monitoring the GPIO calibration status, if any of the GPIO is connected to Bank0. The FABRIC\_RESET\_N signal of the CORERESET\_PF\_C0 IP is connected to MSS\_RESET\_N\_F2M of PFSOC\_MSS\_C0\_0. The MSS\_RESET\_N\_M2F output is connected to the fabric logic subsystems that are related to the MSS, such as fabric peripherals connected through an MSS FIC, to ensure reset synchronization occurs between the MSS and the fabric subsystem. The DEVICE\_INIT\_DONE signal gets asserted after the completion of design initialization.

Figure 4-3. Example of PolarFire SoC Initialization



## 5. System Controller Suspend Mode

The PolarFire FPGA and PolarFire SoC FPGA family of devices has a System Controller Suspend mode feature that can be used to force the System Controller into reset after device initialization is complete. This mode is essential for safety critical applications to protect the device from unintended device programming or zeroization of the device due to Single Event Upset (SEU) events. When using the System Controller Suspend mode feature, ensure to instantiate and configure the required PF\_INIT\_MONITOR or PFSoc\_INIT\_MONITOR IP with the feature Latch System Controller outputs option enabled. The exposed CLK\_160\_MHZ port must be connected to the internal 160 MHz RCOSC.

Enabling the System Controller Suspend mode feature has some impact on a device behavior as described in the following sections.

### 5.1 Device Programming and System Services

When the device is programmed with the System Controller Suspend mode enabled, some device programming options are disabled and others are enabled or disabled by controlling the JTAG\_TRST\_B pin. For a full listing of device feature availability in SCSM, and SCSM operation, see [PolarFire FPGA and PolarFire SoC FPGA System Services User Guide](#).

**Note:** For PolarFire and RT PolarFire devices, when using the System Controller Suspend mode feature of the device and the JTAG\_TRST\_B pin is asserted to a logic high, all outputs of the PF\_INIT\_MONITOR macro are forced = 0. This scenario occurs when the user intends to reprogram the device or debug the device using SmartDebug. Since the PF\_INIT\_MONITOR macro outputs are often used to reset user logic design, so appropriate user design considerations should be made for this operational case. This scenario does not apply to PolarFire SoC devices.


### 5.2 PolarFire SoC Reboot

The system controller plays an integral part in booting of the MSS. When System Controller Suspend mode is enabled, the System Controller boots the MSS at power-up or device reset and then enters System Controller Suspend mode. During System Controller Suspend mode, the System Controller is in reset and is unable to support services as it normally supports, including MSS boot. If the MSS is running and determines it requires a reboot, it must force the System Controller to exit System Controller Suspend mode. To do this, it is required to instantiate the PFSOC\_SCSM macro and connect the input to the MSS REBOOT\_REQUESTED\_M2F output as shown in the following figure. The MSS REBOOT\_REQUESTED\_M2F port is exposed by checking the 'Expose Feedback ports to Fabric' box in the MSS Configurator. Other connections to this port are not supported. With this connection added to the user's FPGA fabric design, whenever the MSS REBOOT\_REQUESTED\_M2F output is asserted, the System Controller exits System Controller Suspend mode and process the pending MSS reboot request. Once the MSS boots, the REBOOT\_REQUESTED\_M2F output de-asserts and the System Controller returns to Suspend mode. The System Controller status can be monitored through the SC\_STATUS macro.

**Note:** This PFSOC\_SCSM macro only supports the PolarFire SoC device family.

**Note:** Only production devices are supported. PolarFire SoC Engineering Silicon (ES) devices are not supported.

Figure 5-1. PolarFire SoC Reboot



## 6. Appendix: Power Supplies

The following table lists the power supplies.

**Table 6-1. Power Supplies in PolarFire SoC Devices**

Power Supply	Description
VDD	For fabric core and transceiver/PCIe blocks.
VDD18	For fabric programming and RC oscillators.
VDD25	For corner phase-locked loop (PLLs) and on-chip non-volatile memory (sNVM).
VDDIx	For IO banks.
VDDAUXx	For GPIO and HSIO banks.
VDDA	For transceiver.
VDDA25	For transceiver PLLs.
VDD_XCVR_CLK	For transceiver reference clock input buffers.

## 7. Revision History

The revision history table describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Revision	Date	Description
C	04/2022	<p>The following is a summary of the changes made in this revision.</p> <ul style="list-style-type: none"> <li>Added information about latching of tamper flag outputs when system controller suspend mode is enabled. See <a href="#">2.3. Design and Memory Initialization</a>.</li> <li>Updated information about PF_INIT_MONITOR operation and use model when system controller suspend mode is enabled. See <a href="#">2.3.1. PolarFire Initialization Monitor</a> and <a href="#">2.3.2. PolarFire SoC Initialization Monitor</a>.</li> <li>Added information about CORERESET_PF IP. See <a href="#">3. PolarFire FPGA Resets</a> and <a href="#">4. PolarFire SoC FPGA Resets</a>. No change in functionality.</li> <li>Added information about System Controller Suspend Mode. See <a href="#">5. System Controller Suspend Mode</a>.</li> <li>Updated the reset block diagrams for the RESET_DEVICE signal. See <a href="#">Figure 3-1</a> and <a href="#">Figure 4-1</a>.</li> <li>Updated information about programmable delay. See <a href="#">2.1. Power-On</a>.</li> </ul>
B	08/2021	<p>The following documents are merged in this revision:</p> <ul style="list-style-type: none"> <li>UG0725: PolarFire FPGA Device Power-up and Reset User Guide</li> <li>PolarFire SoC FPGA Power-up and Reset User Guide</li> </ul> <p>The revision history tables of both the user guides are retained here for future reference. For information, see <a href="#">Table 7-1</a> and <a href="#">Table 7-2</a>.</p>
A	03/2021	<p>The following is a summary of the changes made in this revision.</p> <ul style="list-style-type: none"> <li>Information about the transceiver initialization time was added. See <a href="#">Transceiver Initialization</a>.</li> <li>Information about the PCIe initialization time was added. See <a href="#">PCIe Initialization</a>.</li> <li>Information about IO re-calibration was added. See <a href="#">IO Recalibration</a>.</li> <li>Document formatted to Microchip template. Document number is changed from 50200890 to DS60001676.</li> </ul>

The following revision history table describes the changes that were implemented in the *UG0725: PolarFire FPGA Device Power-up and Reset User Guide* document. The changes are listed by revision.

**Note:** UG0725: PolarFire FPGA Device Power-up and Reset User Guide document is now obsolete and the information in the document has been migrated to PolarFire® FPGA and PolarFire SoC FPGA Device Power-up and Reset User Guide.

**Table 7-1. Revision History of UG0725: PolarFire FPGA Device Power-up and Reset User Guide**

Revision	Date	Description
Revision 8.0	7/21	<p>The following is a summary of the changes made in this revision.</p> <ul style="list-style-type: none"> <li>Information about Power-up Function Timing (PUFT) timing parameter for SUSPEND_EN was added. See <a href="#">Design and Memory Initialization</a>.</li> <li>Information about How To Set Up Design and Memory Initialization was updated.</li> </ul>



.....continued		
Revision	Date	Description
Revision 7.0	2/21	<p>The following is a summary of the changes made in this revision.</p> <ul style="list-style-type: none"> <li>Information about re-calibration was added. See IO Recalibration.</li> <li>Information about the transceiver initialization time was added. See Transceiver Initialization.</li> <li>Information about the PCIe initialization time was added. See PCIe Initialization.</li> </ul>
Revision 6.0	10/20	<p>The following is a summary of the changes made in this revision.</p> <ul style="list-style-type: none"> <li>Information about Design and Memory Initialization was updated.</li> <li>Information about ramp-up time was added. See HSIO/GPIO Bank Initialization.</li> <li>Information about low-speed IO calibration was added. See HSIO/GPIO Bank Initialization.</li> </ul>
Revision 5.0	3/19	<p>The following is a summary of the changes made in this revision.</p> <ul style="list-style-type: none"> <li>Updated the document for Libero SoC v12.0.</li> <li>Updated the steps to initialize the fabric RAMs, see How To Set Up Design and Memory Initialization.</li> </ul>
Revision 4.0	4/18	<p>The following is a summary of the changes made in this revision.</p> <ul style="list-style-type: none"> <li>Updated the document for Libero SoC PolarFire v2.1.</li> <li>Updated Device Boot.</li> <li>Updated Design and Memory Initialization.</li> <li>Updated How To Set Up Design and Memory Initialization.</li> <li>Updated HSIO/GPIO Bank Initialization.</li> <li>Updated Transceiver Initialization.</li> <li>Updated State of Blocks During Power-Up.</li> </ul>
Revision 3.0	4/18	<p>The following is a summary of changes made in this revision.</p> <ul style="list-style-type: none"> <li>Updated the screen shots as per the Libero SoC PolarFire v2.0 release through out the document.</li> <li>A note about SPI Slave Programming mode is deleted from the Design and Memory Initialization and the section is edited to add the usage of PolarFire Initialization Monitor.</li> <li>Added <math>\mu</math>PROM and External SPI Flash sections (see <math>\mu</math>PROM and External SPI Flash, Edited HSIO/GPIO Bank Initialization to describe BANK_#_CALIB_STATUS and BANK_#_VDDI_STATUS signals.</li> <li>A note is added in Power-Up to Functional Time to give a reference to PolarFire FPGA Datasheet.</li> <li>Deleted the Top-Level Device Power-Up figure from the Power-Up.</li> <li>Deleted GPIO_ACTIVE and HSIO_ACTIVE pins and added BANK_#_CALIB_STATUS and BANK_#_VDDI_STATUS pins in Simplified Block Diagram of Resets figure.</li> <li>Recommendation on device reset usage was added in DEVRST_N.</li> <li>Power-up To Functional Time figure was updated.</li> </ul>
Revision 2.0	11/17	<p>The following is a summary of the changes made in this revision.</p> <ul style="list-style-type: none"> <li>The document was updated to include features and enhancements introduced in the Libero SoC PolarFire v1.1 SP1 release.</li> <li>Information about the use case of PolarFire Initialization Monitor was added. For more information, see User Reset Generation Scheme.</li> </ul>
Revision 1.0	2/17	The first publication of UG0725: PolarFire FPGA Device Power-up and Reset User Guide.

The following revision history table describes the changes that were implemented in the *PolarFire SoC FPGA Device Power-up and Reset User Guide* document. The changes are listed by revision.

**Note:** PolarFire SoC FPGA Device Power-up and Reset User Guide document is now obsolete and the information in the document has been migrated to PolarFire® FPGA and PolarFire SoC FPGA Device Power-up and Reset User Guide.

**Table 7-2. Revision History of PolarFire SoC FPGA Device Power-up and Reset User Guide**

Revision	Date	Description
3.0	10/2020	<p>The following is a summary of the changes made in this revision.</p> <ul style="list-style-type: none"> <li>Information about ramp-up time was added. See <a href="#">2.6. HSIO/GPIO Bank Initialization</a>.</li> <li>Information about low-speed IO calibration was added. See <a href="#">2.6. HSIO/GPIO Bank Initialization</a>.</li> <li>Information about <a href="#">2.4. MSS Pre-Boot (For PolarFire SoC FPGA Only)</a> and <a href="#">2.5. MSS User Boot (For PolarFire SoC FPGA Only)</a> was added.</li> <li>Information about <a href="#">4.3. User Reset Generation Scheme</a> was updated.</li> </ul>
2.0	04/2020	<p>The following is a summary of the changes made in this revision.</p> <ul style="list-style-type: none"> <li>Information about <a href="#">2.3. Design and Memory Initialization</a> was updated.</li> <li>Information about <a href="#">2.3.7. How To Set Up Design and Memory Initialization</a> was added.</li> <li>Information about <a href="#">4.3. User Reset Generation Scheme</a> was added.</li> </ul>
1.0	—	The first publication of this document.

---

## Microchip FPGA Support

---

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at [www.microchip.com/support](http://www.microchip.com/support). Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call **800.262.1060**
- From the rest of the world, call **650.318.4460**
- Fax, from anywhere in the world, **650.318.8044**

## The Microchip Website

---

Microchip provides online support via our website at [www.microchip.com/](http://www.microchip.com/). This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## Product Change Notification Service

---

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to [www.microchip.com/pcn](http://www.microchip.com/pcn) and follow the registration instructions.

## Customer Support

---

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: [www.microchip.com/support](http://www.microchip.com/support)

## Microchip Devices Code Protection Feature

---

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.

- 
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
  - Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

## Legal Notice

---

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at [www.microchip.com/en-us/support/design-help/client-support-services](http://www.microchip.com/en-us/support/design-help/client-support-services).

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## Trademarks

---

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mendi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVMe Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY,

---

ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-0127-2

## Quality Management System

---

For information regarding Microchip's Quality Management Systems, please visit [www.microchip.com/quality](http://www.microchip.com/quality).

## Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
<b>Corporate Office</b> 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: <a href="http://www.microchip.com/support">www.microchip.com/support</a> Web Address: <a href="http://www.microchip.com">www.microchip.com</a>	<b>Australia - Sydney</b> Tel: 61-2-9868-6733 <b>China - Beijing</b> Tel: 86-10-8569-7000 <b>China - Chengdu</b> Tel: 86-28-8665-5511 <b>China - Chongqing</b> Tel: 86-23-8980-9588 <b>China - Dongguan</b> Tel: 86-769-8702-9880 <b>China - Guangzhou</b> Tel: 86-20-8755-8029 <b>China - Hangzhou</b> Tel: 86-571-8792-8115 <b>China - Hong Kong SAR</b> Tel: 852-2943-5100 <b>China - Nanjing</b> Tel: 86-25-8473-2460 <b>China - Qingdao</b> Tel: 86-532-8502-7355 <b>China - Shanghai</b> Tel: 86-21-3326-8000 <b>China - Shenyang</b> Tel: 86-24-2334-2829 <b>China - Shenzhen</b> Tel: 86-755-8864-2200 <b>China - Suzhou</b> Tel: 86-186-6233-1526 <b>China - Wuhan</b> Tel: 86-27-5980-5300 <b>China - Xian</b> Tel: 86-29-8833-7252 <b>China - Xiamen</b> Tel: 86-592-2388138 <b>China - Zhuhai</b> Tel: 86-756-3210040	<b>India - Bangalore</b> Tel: 91-80-3090-4444 <b>India - New Delhi</b> Tel: 91-11-4160-8631 <b>India - Pune</b> Tel: 91-20-4121-0141 <b>Japan - Osaka</b> Tel: 81-6-6152-7160 <b>Japan - Tokyo</b> Tel: 81-3-6880-3770 <b>Korea - Daegu</b> Tel: 82-53-744-4301 <b>Korea - Seoul</b> Tel: 82-2-554-7200 <b>Malaysia - Kuala Lumpur</b> Tel: 60-3-7651-7906 <b>Malaysia - Penang</b> Tel: 60-4-227-8870 <b>Philippines - Manila</b> Tel: 63-2-634-9065 <b>Singapore</b> Tel: 65-6334-8870 <b>Taiwan - Hsin Chu</b> Tel: 886-3-577-8366 <b>Taiwan - Kaohsiung</b> Tel: 886-7-213-7830 <b>Taiwan - Taipei</b> Tel: 886-2-2508-8600 <b>Thailand - Bangkok</b> Tel: 66-2-694-1351 <b>Vietnam - Ho Chi Minh</b> Tel: 84-28-5448-2100	<b>Austria - Wels</b> Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 <b>Denmark - Copenhagen</b> Tel: 45-4485-5910 Fax: 45-4485-2829 <b>Finland - Espoo</b> Tel: 358-9-4520-820 <b>France - Paris</b> Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 <b>Germany - Garching</b> Tel: 49-8931-9700 <b>Germany - Haan</b> Tel: 49-2129-3766400 <b>Germany - Heilbronn</b> Tel: 49-7131-72400 <b>Germany - Karlsruhe</b> Tel: 49-721-625370 <b>Germany - Munich</b> Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 <b>Germany - Rosenheim</b> Tel: 49-8031-354-560 <b>Israel - Ra'anana</b> Tel: 972-9-744-7705 <b>Italy - Milan</b> Tel: 39-0331-742611 Fax: 39-0331-466781 <b>Italy - Padova</b> Tel: 39-049-7625286 <b>Netherlands - Drunen</b> Tel: 31-416-690399 Fax: 31-416-690340 <b>Norway - Trondheim</b> Tel: 47-72884388 <b>Poland - Warsaw</b> Tel: 48-22-3325737 <b>Romania - Bucharest</b> Tel: 40-21-407-87-50 <b>Spain - Madrid</b> Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 <b>Sweden - Gothenberg</b> Tel: 46-31-704-60-40 <b>Sweden - Stockholm</b> Tel: 46-8-5090-4654 <b>UK - Wokingham</b> Tel: 44-118-921-5800 Fax: 44-118-921-5820