

PolarFire® SoC MSS Technical Reference Manual

Introduction

The PolarFire SoC family offers the industry's first RISC-V based SoC FPGAs. The PolarFire SoC family combines a powerful 64-bit 5x core RISC-V Microprocessor Sub-System (MSS), based on SiFive's U54-MC family, with the PolarFire FPGA fabric in a single device. Packed with this powerful combination, PolarFire SoC devices offer the scalable features of FPGAs and high-performance of ASICs. Only the FPGA fabric resources vary and the MSS remains the same across PolarFire SoC device variants, making these devices ideal for a variety of applications. PolarFire SoC FPGAs are ideal for running full-fledged Operating Systems (like Linux) using MSS.

This manual covers the PolarFire SoC MSS architecture and its functional blocks—the CPU Core Complex, AXI Switch, MSS peripherals, Fabric interfaces, and MSS DDR controller. For information about configuring MSS, see PolarFire SoC Standalone MSS Configurator User Guide. For information about PolarFire SoC software development and tool flow, and MSS booting, see PolarFire SoC Software Development and Tool Flow User Guide.

The following figure shows the MSS block at a high-level. For more details, see Figure 3-1.

PolarFire® SoC MSS **CPU Core Complex U54 DMA U54 U54** Debug **U54** E51 RV64GC **RV64IMAC** Local **CLINT** Local IRQ **PMP** MMU-Sv39 **PMP** IRQ 32 KB iCache or 28 KB ITIM 16 KB iCache or 8 KB ITIM 32 KB dCache 8 KB DTIM PLIC ECC + ECC ECC ECC TileLink 2MB L2 Cache + ECC Or 1.8MB LIM + ECC **Memory Port** 5x 64-bit AXI4 128-bit AXI4 64-bit AXI4 64-bit AXI4 **AXI Switch** DDR Controller Fabric Peripherals Interfaces **DDR Memory** I/Os **Fabric**

Figure 1. MSS High-Level Block Diagram

Note: The AXI protocol standard uses the terminology "Master" and "Slave". The equivalent Microchip terminology is "Initiator" and "Target", respectively.

References

- For information about MSS simulation, see PolarFire SoC FPGA MSS Simulation User Guide.
- For information about configuring MSS and its peripherals, see PolarFire SoC Standalone MSS Configurator User Guide.
- For information about PolarFire SoC software development and tool flow, see PolarFire SoC Software Development and Tool Flow User Guide.
- For information about PolarFire SoC baremetal and Linux sample projects, see PolarFire SoC GitHub.
- For information about MSS power-up, see PolarFire FPGA and PolarFire SoC FPGA Device Power-Up and Resets User Guide.

For information about Embedded software development, see SoftConsole User Guide (to be published). For information about other PolarFire SoC FPGA features, see the PolarFire SoC Documentation web page.

Table of Contents

Intr	oductio	on	1
Ref	erence	PS	2
1.	Acror	nyms	6
2.	Featu	ires	g
3.	Detai	led Block Diagram	10
4.	Funct	tional Blocks	12
	4.1.	CPU Core Complex	12
	4.2.	AXI Switch	43
	4.3.	Fabric Interface Controllers (FICs)	45
	4.4.	Memory Protection Unit	45
	4.5.	Segmentation Blocks	47
	4.6.	AXI-to-AHB	48
	4.7.	AHB-to-APB	49
	4.8.	Asymmetric Multi-Processing (AMP) APB Bus	50
	4.9.	MSS I/Os	50
	4.10.	User Crypto Processor	51
	4.11.	MSS DDR Memory Controller	51
	4.12.	Peripherals	60
5.	Syste	m Registers	100
6.	Interr	upts	101
	6.1.	Interrupt CSRs	104
	6.2.	Supervisor Mode Interrupts	109
	6.3.	Interrupt Priorities	113
	6.4.	Interrupt Latency	113
	6.5.	Platform Level Interrupt Controller	113
	6.6.	Core Local Interrupt Controller	119
7.	Fabri	c Interface Controller	121
	7.1.	Overview	121
	7.2.	FIC Reset	122
	7.3.	Timing Diagrams	122
	7.4.	Configuring FICs	123
8.	Boot	Process	124
9.	Rese	ts	125
10.	Clock	ing	126
		Memory Map	
		ion History	
		•	
Mic	rochip	FPGA Support	132

The Microchip Website	.132
Product Change Notification Service	.132
Customer Support	132
Microchip Devices Code Protection Feature	.132
Legal Notice	133
Trademarks	133
Quality Management System	134
Worldwide Sales and Service	.135

1. Acronyms

The following acronyms are used in this document.

Table 1-1. List of Acronyms

Acronym	Expanded
ACR	Acceptance Code Register
АНВ	Advanced High-performance Bus
AMP	Asymmetric Multi-Processing
AMR	Acceptance Mask Register
APB	Advanced Peripheral Bus
BEU	Bus Error Unit
CAN	Control Area Network
CDC	Clock Domain Crossing
CLINT	Core Local Interrupt Controller.
CSR	Control and STATUS Register
dCache	Data Cache
DMA	Direct Memory Access
DTIM	Data Tightly Integrated Memory (also called as SRAM)
ECC	Error Correction Code
EDAC	Error Detection and Correction
EIP	Electrical Interconnect and Package
eMMC	embedded Multi-Media Controller
eNVM	embedded Non-Volatile Memory/BootFlash
FIC	Fabric Interface Controller
FSBL	First Stage Boot Loader
GEM	Gigabit Ethernet MAC
GPIO	General Purpose Inputs/Outputs
Hart	Hardware thread/core/processor core
HLP	Higher-layer Protocols
I2C	Inter-Integrated Circuit
iCache	Instruction Cache
IrDA	Infrared Data Association
IRQ	Interrupt Request
ISA	Instruction Set Architecture
ITIM	Instruction Tightly Integrated Memory
JTAG	Joint Test Action Group
LIM	Loosely Integrated Memory

continued		
Acronym	Expanded	
LIN	Local Interconnect Network	
LSB	Least Significant Bit	
MAC	Media Access Controller	
MMU	Memory Management Unit	
MMUART	Multi-mode Universal Asynchronous/Synchronous Receiver/Transmitter	
MPU	Memory Protection Unit	
MSB	Most Significant Bit	
MSS	Microprocessor Sub-System	
OTG	On-The-Go	
POR	Power-on Reset	
PLIC	Platform-Level Interrupt Controller	
PMP	Physical Memory Protection	
PTE	Page Table Entry	
QSPI	Quad Serial Peripheral Interface	
RO	Read only	
ROM	Read-only Memory	
RTC Real-time Counter		
RV64IMAC	RISC-V 64-bit ISA, where,	
	I = Base Integer Instruction Set	
	M = Standard Extension for Integer Multiplication and Division	
	A = Standard Extension for Atomic Instructions	
	C = Standard Extension for Compressed Instructions	
RV64GC	RISC-V 64-bit ISA, where,	
	G=IMAFD	
	I = Base Integer Instruction Set	
	M = Standard Extension for Integer Multiplication and Division	
	A = Standard Extension for Atomic Instructions	
	F = Standard Extension for Single-Precision Floating-Point	
	D = Standard Extension for Double-Precision Floating-Point	
	C = Standard Extension for Compressed Instructions	
RW Read/Write		
RZI Return to Zero Inverted		
SCB	System Controller ¹ Bus.	
SCL	Serial Clock Line	
SD	Secure Digital	

continued		
Acronym	Expanded	
SDIO	Secure Digital Input Output	
SDS	Smart Distributed System	
SECDED	Single-Error Correction and Double-Error Detection	
SMBus	System Management Bus	
SPI	Serial Peripheral Interface	
SST	Single-shot Transmission	
TLB	Translation Look-aside Buffer	
USB	Universal Serial Bus	
VIPT	Virtually Indexed Physically Tagged	
WIRI	Writes-Ignored, Reads-Ignore field. A read-only register field reserved for future use. Writes to the field are ignored, and reads should ignore the value returned.	
WARL	Write-Any Read-Legal field. A register field that can be written with any value, but returns only supported values when read.	
WIRI	Writes-Ignored, Reads-Ignore field. A read-only register field reserved for future use. Writes to the field are ignored, and reads should ignore the value returned.	
WLRL	Write-Legal, Read-Legal field. A register field that should only be written with legal values and that only returns legal value if last written with a legal value.	
WO Write only		
WPRI	Writes-Preserve Reads-Ignore field. A register field that may contain unknown information. Reads should ignore the value returned, but writes to the whole register should preserve the original value.	
XIP	Execute In Place	

Note:

1. System Controller is a hardened block in the PolarFire SoC device. System Controller handles the POR of the device including PolarFire SoC MSS.

2. Features

The following table lists the features of PolarFire SoC MSS.

Table 2-1. MSS Features

Feature	Description	
4.1.1. E51 RISC-V Monitor Core (1x)	RV64IMAC, 625 MHz, 16 KB L1 iCache or 8 KB ITIM, and 8 KB DTIM. Machine (M) and User (U) modes	
4.1.2. U54 RISC-V Application Cores (4x)	RV64GC ¹ , 625 MHz, 32 KB L1 iCache or 28 KB ITIM. 32 KB dCache, Sv39 MMU, M, Supervisor (S), and U modes	
4.1.5. L2 Cache	2 MB L2 cache or 1.875 MB LIM with ECC	
BootFlash	128 KB eNVM	
4.1.4. Physical Memory Protection	PMP block per processor core with 16x regions with a granularity of 4 bytes	
6. Interrupts	48 local interrupts per processor core (M and S mode) 169 external interrupts (platform level) (M and S mode)	
	Software and Timer local interrupt per processor core (M mode)	
4.1.9. DMA Engine	4x independent DMA channels	
4.1.11. Bus Error Unit (BEU)	BEU per processor core for L1 iCache/dCache ECC and TileLink bus errors	
4.1.1.5. Hardware Performance Monitor	Performance monitoring CSRs per processor core	
4.1.7. TileLink	TileLink B64 and D128 switch for I/O and memory coherency	
4.1.12. Debug 4.1.13. Trace	JTAG based debug block for debugging all processor cores Trace block for instruction trace for all processor cores	
4.4. Memory Protection Unit	MPU block for each external AXI Master	
4.3. Fabric Interface Controllers (FICs)	64-bit AXI4 FIC (3x), 32-bit APB FIC (1x)	
4.10. User Crypto Processor	Athena F5200 TeraFire Crypto Processor (1x), 200 MHz	
Secure Boot	Support for all U54 cores and E51 core	
Anti-tamper Protection	Anti-tamper mesh for the MSS to detect tamper events	
4.11. MSS DDR Memory Controller (1x) with ECC	MSS DDR memory controller with support for DDR3, DDR4, LPDDR3, and LPDDR4 memory devices.	
4.12. Peripherals	Gigabit Ethernet MAC (GEM 2x), USB OTG 2.0 controller (1x), QSPI-XIP (1x), SPI (2x), eMMC 5.1 (1x), SD (1x), and SDIO (1x), MMUART (5x), I2C (2x), CAN (2x), GPIO (3x), RTC (1x), FRQMeter, Watchdogs (5x), and Timer (2x32 bit).	
4.9. MSS I/Os	38 MSS I/Os to support peripherals.	

Note:

1. In RV64GC "G" = "IMAFD"

3. Detailed Block Diagram

The MSS includes the following blocks:

- 4.1. CPU Core Complex
- 4.2. AXI Switch
- 4.3. Fabric Interface Controllers (FICs)
- 4.4. Memory Protection Unit
- 4.5. Segmentation Blocks
- 4.6. AXI-to-AHB
- 4.7. AHB-to-APB
- 4.8. Asymmetric Multi-Processing (AMP) APB Bus
- 4.9. MSS I/Os
- 4.10. User Crypto Processor
- 4.11. MSS DDR Memory Controller
- 4.12. Peripherals

The following figure shows the functional blocks of the MSS in detail, the data flow from the CPU Core Complex to peripherals and vice versa.

PolarFire® SoC MSS Async AXItoAXI FICO Async AXItoAXI FIC1 FPGA Fabric **CPU Core Complex** PLIC to TileLink CLINT U54 MPU L1 iCache, ITIM RV64GC SGMII PHY L1 iCache ITIM RV64GC L1 iCache/ ITIM TileLink AXI L1 dCache L1 dCache SWITCH DTIM L1 dCache L1 dCache TileLink B64, D128 Switch Ä TileLink to AXI AXItoAXI TileLink Coherence Manager L2 Cache AXItoAHB M11 M12 TileLink to AXI4 M13 AHBtoAPB AHBtoAP Segmentation Block 1 (Seg1) Segmentation Block 0 (Seg0) APB (32) Peripherals APB (32) QSPI-XIP **DDR** Controller MMUART (5x) SPI (2x) I2C (2x) GPIO (3x) I/O MUX CDC+CAN (2x) Watchdog (5x) FRQMETER TIMER M2FINTCTRL L2 Cache MBIST Interrupt RTC DDR FIC3 SGMII APB (32) DDR PHY

Figure 3-1. MSS Detailed Block Diagram

Notes:

All AXI buses with red dot are fed into the Trace Block for monitoring The direction of arrows indicates control (master to slave).

Training

The flow of data is bi-directional: AXI 32/64-bit, AXI 64-bit, AHB 32-bit, APB 32-bit.

Legend: Coherence Manager (CM) Link **AXI** Master **AXI Slave** AHB

APB

4. Functional Blocks

This section describes functional blocks of PolarFire SoC MSS.

4.1 CPU Core Complex

4.1.1 E51 RISC-V Monitor Core

The following table describes the features of E51.

Table 4-1. E51 RISC-V Monitor Core Features

Feature	Description
ISA	RV64IMAC
iCache/ITIM	16 KB 2-way set-associative/8 KB ITIM
DTIM	8 KB
ECC Support	Single-Error Correction and Double-Error Detection (SECDED) on iCache and DTIM.
Modes	Machine Mode, User Mode

Typically, in a system, the E51 is used to execute the following:

- Bootloader to boot the operating system on U54 cores
- · Bare-metal user applications
- · Monitoring user applications on U54 cores

Note: Load-Reserved and Store-Conditional atomic instructions (Ir, sc) are not supported on the E51 processor core.

4.1.1.1 Instruction Fetch Unit

The instruction fetch unit consists of a 2-way set-associative 16 KB instruction cache that supports 64-byte cache line size with an access latency of one clock cycle. The instruction cache is asynchronous with the data cache. Writes to memory can be synchronized with the instruction fetch stream using the FENCE.I instruction.

4.1.1.2 Execution Pipeline

The E51 execution unit is a single-issue, in-order core with 5-stage execution pipeline. The pipeline comprises following five stages:

- 1. Instruction fetch
- 2. Instruction decode and register fetch
- 3. Execution
- 4. Data memory access
- 5. Register write back.

The pipeline has a peak execution rate of one instruction per clock cycle.

4.1.1.3 ITIM

The 16 KB iCache can be partially reconfigured into 8 KB ITIM. The 8 KB ITIM address range is listed in Table 11-1. ITIM is allocated in quantities of cache blocks, so it is not necessary to use the entire 8 KB as ITIM. Based on the requirement, part of the iCache can be configured as 2-way set associative and part of the cache can be configured as ITIM.

4.1.1.4 DTIM

E51 includes an 8 KB DTIM, the address range of the DTIM is listed in Table 11-1. The DTIM has an access latency of two clock cycles for full words and three clock cycles for smaller words. Misaligned accesses are not supported in hardware and result in a trap.

4.1.1.5 Hardware Performance Monitor

The CSRs described in the following table implement the hardware performance monitoring scheme.

Table 4-2. Hardware Performance Monitoring CSRs

CSR	Function
mcycle	Holds a count of the number of clock cycles executed by a Hart since some arbitrary time in the past. The arbitrary time is the time since power-up.
minstret	Holds a count of the number of instructions retired by a Hart since some arbitrary time in the past. The arbitrary time is the time since power-up.
mhpmevent3 and mhpmevent4	Event Selectors: Selects the events as described in Table 4-3, and increments the corresponding mhpmcounter3 and mhpmcounter4 counters. The event selector register mhpmevent3 and mhpmevent4 are partitioned into two fields: event class and event mask as shown in Table 4-3.
	The lower 8 bits select an event class, and the upper bits form a mask of events in that class. The counter increments if the event corresponding to any set mask bit occurs.
	For example, if mhpmevent3 is set to 0x4200, mhpmcounter3 increments when either a load instruction or a conditional branch instruction retires.
	Note: In-flight and recently retired instructions may or may not be reflected when reading or writing the performance counters, or writing the event selectors.
mhpmcounter3 and mhpmcounter4	40-bit event counters

Table 4-3. mhpmeventx Register

Event Class	mhpmeventx[8:18] Bit Field Description Events
mhpmeventx[7:0] = 0: Instruction Commit Events	8: Exception taken
	9: Integer load instruction retired
	10: Integer store instruction retired
	11: Atomic memory operation retired
	12: System instruction retired
	13: Integer arithmetic instruction retired
	14: Conditional branch retired
	15: JAL instruction retired
	16: JALR instruction retired
	17: Integer multiplication instruction retired
	18: Integer division instruction retired

continued		
Event Class	mhpmeventx[8:18] Bit Field Description Events	
mhpmeventx[7:0] = 1: Micro-architectural Events	8: Load-use interlock	
	9: Long-latency interlock	
	10: CSR read interlock	
	11: Instruction cache/ITIM busy	
	12: Data cache/DTIM busy	
	13: Branch direction misprediction	
	14: Branch/jump target misprediction	
	15: Pipeline flush from CSR write	
	16: Pipeline flush from other event	
	17: Integer multiplication interlock	
mhpmeventx[7:0] = 2: Memory System Events	8: Instruction cache miss 9: Memory-mapped I/O access	
	10: Data cache write back	
	11: Instruction TLB miss	
	12: Data TLB miss	
	Note: Only L1 cache performance monitoring is supported.	

4.1.1.6 ECC

By default, the E51 iCache and DTIM implement SECDED for ECC. The granularity at which this protection is applied (the codeword) is 32-bit (with an ECC overhead of 7 bits per codeword). When a single-bit error is detected in the L1 iCache, the error is corrected automatically, and the cache line is flushed and written back to the next level of memory hierarchy. When a single bit error is detected in the L1 DTIM, the error is corrected automatically and written back to L1 DTIM. The ECC feature of L1 cache is handled internally, user control is not supported.

4.1.1.6.1 ECC Reporting

ECC events are reported by the BEU block for a given core. The BEU can be configured to generate interrupts either globally via the Platform-Level Interrupt Controller (PLIC) or locally to the specific Hart where the ECC event occurred. When BEU interrupts are enabled, software can be used to monitor and count ECC events.

To detect uncorrectable ECC errors in the L1 cache memories, interrupts must be enabled in the BEU. The BEU must be configured to generate a local interrupt to halt the execution of a Hart when an uncorrectable instruction is detected. For more information about configuring ECC reporting, see 4.1.11. Bus Error Unit (BEU).

4.1.2 U54 RISC-V Application Cores

The following table describes the features of the U54 application cores.

Table 4-4. U54 RISC-V Application Cores Features

Feature	Description
ISA	RV64GC ⁽¹⁾
iCache/ITIM	32 KB 8-way set-associative/28 KB ITIM
dCache	32 KB 8-way set-associative
ECC Support	ECC on iCache, ITIM, and dCache
MMU	40-bit MMU compliant with Sv39

continued				
Feature	Description			
Modes	Machine mode, Supervisor mode, and User mode			

Note:

1. In RV64GC, "G" = "IMAFD".

Typically, in a system, the U54 cores are used to execute any of the following:

- Bare-metal user applications
- Operating systems

Note: Load-Reserved and Store-Conditional atomic instructions (Ir, sc) are supported on U54 processor cores.

4.1.2.1 Instruction Fetch Unit

The instruction fetch unit consists of an 8-way set-associative 32 KB iCache/28 KB iTIM that supports 64-byte cache line size with an access latency of one clock cycle. The U54s implement the standard Compressed (C) extension of the RISC-V architecture which allows 16-bit RISC-V instructions.

4.1.2.2 Execution Pipeline

The U54 execution unit is a single-issue, in-order core with 5-stage execution pipeline. The pipeline comprises following five stages:

- 1. Instruction fetch
- 2. Instruction decode and register fetch
- 3. Execution
- 4. Data memory access
- 5. Register write back.

The pipeline has a peak execution rate of one instruction per clock cycle, and is fully bypassed so that most instructions have a one-cycle result latency.

Most CSR writes result in a pipeline flush with a five-cycle latency.

4.1.2.3 Instruction Cache

The iCache memory consists of a dedicated 32 KB 8-way set-associative, Virtually Indexed Physically Tagged (VIPT) instruction cache memory with a line size of 64 bytes. The access latency of any block in the iCache is one clock cycle. iCache is not coherent with the platform memory system. Writes to iCache must be synchronized with the instruction fetch stream by executing the FENCE. I instruction.

A cache line fill triggers a burst access outside the CPU Core Complex. The U54 processor core caches instructions from executable addresses, with the exception of ITIM. See 4.1.3. CPU Memory Map for all executable address regions, which are denoted by the attribute X. Trying to execute an instruction from a non-executable address results in a trap.

4.1.2.4 ITIM

iCache can be partially configured as ITIM, which occupies a 28 KB of address range in 4.1.3. CPU Memory Map. ITIM provides high-performance, predictable instruction delivery. Fetching an instruction from ITIM is as fast as an iCache hit, without any cache misses. ITIM can hold data and instructions. Load and store operations to ITIM are not as efficient as load and store operations to E51 DTIM.

The iCache can be configured as ITIM for any ways in units of cache lines (64 B bytes). A single iCache way must remain as instruction cache. ITIM is allocated simply by storing to it. A store to the nth byte of the ITIM memory map reallocates the first (n + 1) bytes of iCache as ITIM, rounded up to the next cache line.

ITIM can be deallocated by storing zero to the first byte after the ITIM region, that is 28 KB after the base address of ITIM as indicated in 4.1.3. CPU Memory Map. The deallocated ITIM space is automatically returned to iCache.

Software must clear the contents of ITIM after allocating it. It is unpredictable whether ITIM contents are preserved between deallocation and allocation.

4.1.2.5 Data Cache

The U54 dCache has an 8-way set-associative 32 KB write-back, VIPT data cache memory with a line size of 64 bytes. Access latency is two clock cycles for words and double-words, and three clock cycles for smaller quantities. Misaligned accesses are not supported in hardware and result in a trap. dCache is kept coherent with a directory-based cache coherence manager, which resides in the L2 cache.

Stores are pipelined and committed on cycles where the data memory system is otherwise idle. Loads to addresses currently in the store pipeline result in a five-cycle latency.

4.1.2.6 Atomic Memory Operations

The U54 core supports the RISC-V standard Atomic (A) extension on regions of the Memory Map denoted by the attribute A in 4.1.3. CPU Memory Map. Atomic memory operations to regions that do not support them generate an access exception precisely at the core.

The load-reserved and store-conditional instructions are only supported on cached regions, hence generate an access exception on DTIM and other uncached memory regions.

See The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2.1 for more information on the instructions added by this extension.

4.1.2.7 Floating Point Unit

The U54 FPU provides full hardware support for the IEEE 754-2008 floating-point standard for 32-bit single-precision and 64-bit double-precision arithmetic. The FPU includes a fully pipelined fused-multiply-add unit and an iterative divide and square-root unit, magnitude comparators, and float-to-integer conversion units, all with full hardware support for subnormals and all IEEE default values.

4.1.2.8 MMU

The U54 has support for virtual memory using a Memory Management Unit (MMU). The MMU supports the Bare and Sv39 modes as described in The RISC-V Instruction Set Manual, Volume II: Privileged Architecture, Version 1.10.

The U54 MMU has a 39-bit virtual address space mapped to a 48-bit physical address space. A hardware page-table walker refills the address translation caches. Both instruction and data address translation caches are fully associative, and have 32 entries. The MMU supports 2 MB megapages and 1 GB gigapages to reduce translation overheads for large contiguous regions of virtual and physical address space.

U54 cores do not automatically set the Accessed (A) and Dirty (D) bits in a Sv39 PTE. The U54 MMU raises a page fault exception for a read to a page with PTE.A=0 or a write to a page with PTE.D=0.

4.1.2.9 ECC

By default, the iCache, ITIM, and dCache implement SECDED for ECC. ECC is applied at the 32-bit codeword level, with an ECC overhead of 7 bits per codeword. The ECC feature of L1 cache is handled internally, user control is not supported.

When a single-bit error is detected in the ITIM, the error is corrected automatically and written back to the SRAM. When a single-bit error is detected in the L1 instruction cache, the error is corrected automatically and the cache line is flushed. When a single-bit error is detected in the L1 data cache, the data cache automatically implements the following sequence of operations:

- 1. Corrects the error.
- 2. Invalidates the cache line.
- 3. Writes the line back to the next level of the memory hierarchy.

The ECC reporting scheme is same as described in 4.1.1.6.1. ECC Reporting.

4.1.2.10 Hardware Performance Monitor

The scheme is same as described in 4.1.1.5. Hardware Performance Monitor.

4.1.3 CPU Memory Map

The overall physical memory map of the CPU Core Complex is shown in 11. MSS Memory Map. The CPU Core Complex is configured with a 38-bit physical address space.

4.1.4 Physical Memory Protection

Exclusive access to memory regions for a processor core (Hart) can be enabled by configuring its PMP registers. Each Hart supports a Physical Memory Protection (PMP) unit with 16 PMP regions. The PMP unit in each processor core includes the following control and status registers (CSRs) to enable the PMP:

- 4.1.4.1. PMP Configuration Register (pmpcfg)— used for setting privileges (R, W, and X) for each PMP region.
- 4.1.4.2. PMP Address Register (pmpaddr)— used for setting the address range for each PMP region.

4.1.4.1 PMP Configuration Register (pmpcfg)

pmpcfg0 and pmpcfg2 support eight PMP regions each as shown in Figure 4-1. These two registers hold the configurations for the 16 PMP regions. Each PMP region is referred as pmpicfg. In pmpicfg, i ranges from 0 to 15 (pmp0cfg, pmplcfg ... pmp15cfg). PolarFire SoC supports RV64. For RV64, pmpcfg1 and pmpcfg3 are not used.

Figure 4-1. RV64 PMP Configuration CSR Layout




Figure 4-2 shows the layout of a pmpicfg register. The R, W, and X bits, when set, indicate that the PMP entry permits read, write, and instruction execution, respectively. When one of these bits is cleared, the corresponding access type is denied. The Address-Matching (A) field encodes the Address-Matching mode of the associated PMP address register. The Locking and Privilege mode (L) bit indicates that the PMP entry is locked.

Figure 4-2. PMP Configuration Register Format

7	[6:5]	[4:3]	2	1	0
L	Reserved	Α	X	W	R

The A field in a PMP entry's configuration register encodes the address-matching mode of the associated PMP address register. When A=0, this PMP entry is disabled and matches no addresses. Three address-matching modes are supported—Top of Range (TOR), naturally aligned four-byte regions (NA4), naturally aligned power-of-two regions (NAPOT) as listed in the following table.

Table 4-5. Encoding of A field in PMP Configuration Registers

Address Matching	Name	Description
0	OFF	No region (disabled)
1	TOR	Top of range
2	NA4	Naturally aligned four-byte region
3	NAPOT	Naturally aligned power-of-two region, ≥ 8 bytes

NAPOT ranges make use of the low-order bits of the associated address register to encode the size of the range, as listed in Table 4-6.

Table 4-6. NAPOT Range Encoding

pmpaddr (Binary)	pmpcfg.A Value	Match Type and Size
aaaaaaaa	NA4	4-byte NAPOT range
aaaaaaa0	NAPOT	8-byte NAPOT range
aaaaaa01	NAPOT	16-byte NAPOT range

continued				
pmpaddr (Binary)	pmpcfg.A Value	Match Type and Size		
aaaaa011	NAPOT	32-byte NAPOT range		
aa011111	NAPOT	2XLEN-byte NAPOT range		
a0111111	NAPOT	2XLEN+1byte NAPOT range		
01111111	NAPOT	2XLEN+2byte NAPOT range		

4.1.4.1.1 Locking and Privilege Mode

The L bit indicates that the PMP entry is locked, that is, writes to the Configuration register (pmpicfg) and associated address registers (pmpaddr) are ignored. Locked PMP entries can only be unlocked with a system reset. In addition to locking the PMP entry, the L bit indicates whether the R/W/X permissions are enforced on Machine (M) mode accesses. When the L bit is set, these permissions are enforced for all privilege modes. When the L bit is clear, any M-mode access matching the PMP entry succeeds; the R/W/X permissions apply only to Supervisor (S) and User (U) modes.

4.1.4.2 PMP Address Register (pmpaddr)

The PMP address registers are CSRs named from pmpaddr0 to pmpaddr15. Each PMP address register encodes the bits [55:2] of a 56-bit physical address as shown in the following figure.

Figure 4-3. RV64 PMP Address Register Format

[63:54]	[53:0]
Reserved	Address [55:2]
WIRI	WARL

Note: Bits [1:0] of PMP address region are not considered because minimum granularity is four bytes.

For more information about the RISC-V physical memory protection, see The RISC-V Instruction Set Manual, Volume II: Privileged Architecture, Version 1.10.

4.1.5 L2 Cache

The shared 2 MB L2 cache is divided into four address-interleaved banks to improve performance. Each bank is 512 KB in size, and is a 16-way set-associative cache. The L2 also supports runtime reconfiguration between cache and scratchpad RAM.

4.1.6 L2 Cache Controller

The L2 cache controller offers extensive flexibility as it allows for several features in addition to the Level 2 cache functionality such as memory-mapped access to L2 cache RAM for disabled cache ways, scratchpad functionality, way masking and locking, and ECC support with error tracking statistics, error injection, and interrupt signaling capabilities.


Note: L2 cache controller supports single-bit ECC via ECC registers. Dual-bit ECC is implemented by default and is not visible to the user.

4.1.6.1 Functional Description

The L2 cache controller is configured into four banks, each bank contains 512 sets of 16 ways and each way contains a 64 byte block. This subdivision into banks facilitates increased available bandwidth between CPU masters and the L2 cache as each bank has its own 128-bit TL-C (TileLink Cached) inner port. Hence, multiple requests to different banks may proceed in parallel.

The outer port of the L2 cache controller is a 128-bit TL-C port shared amongst all banks and connected to a DDR controller (see Figure 3-1). The overall organization of the L2 cache controller is shown in the following figure.

Figure 4-4. L2 Cache Controller



4.1.6.1.1 Way Enable and the L2 LIM

Similar to ITIM, L2 cache can be configured as LIM, or as a cache which is controlled by the L2 cache controller to contain a copy of any cacheable address.

When cache ways are disabled, they are addressable in the L2-LIM address space in 11. MSS Memory Map. Fetching instructions or data from the L2-LIM provides deterministic behavior equivalent to an L2 cache hit, with no possibility of a cache miss. Accesses to L2-LIM are always given priority over cache way accesses which target the same L2 cache bank.

After reset, all ways are disabled, except way0. Cache ways can be enabled by writing to the WayEnable register described in 4.1.6.3.2. Way Enable Register (WayEnable). Once a cache way is enabled, it cannot be disabled unless the Core Complex is reset. The highest numbered L2 cache way is mapped to the lowest L2-LIM address space, and way 1 occupies the highest L2-LIM address range. When L2 cache ways are enabled, the size of the L2-LIM address space shrinks. The mapping of L2 cache ways to L2-LIM address space is shown in the following figure.




Figure 4-5. Mapping of L2 Cache Ways to L2-LIM Addresses

4.1.6.1.2 Way Masking and Locking

The L2 cache controller controls the amount of cache allocated to a CPU master using the <code>WayMaskX</code> register described in 4.1.6.3.13. Way Mask Registers (WayMaskX). <code>WayMaskX</code> registers only affect allocations and reads can still occur to ways which are masked. To lock down specific cache ways, mask them in all <code>WayMaskX</code> registers. In this scenario, all masters will be able to read data in the locked cache ways but not be able to evict.

4.1.6.1.3 L2 Cache Power Control

Shutdown controls are provided for the 2 MB L2 cache memory with configuration support for either 512 KB, 1 MB, or 1,512 KB of L2 cache. This enables less static power consumption. The following 4-bit control register is provided for shutting down L2 cache blocks.

Table 4-7. L2 Cache Power Down

Register	Bits	Description
L2_SHUTDOWN_CR (0x174)	[3:0]	Configured to shutdown L2 cache blocks of Bank 0 to 3

The above 4-bit control register powers down L2 cache blocks as per the physical RAM construction represented in the following table. Each bank contains 512 KB, constructed from thirty two 2048x64 RAMs (cc_ram_x), where the size of each RAM is 16 KB.

Note: Actual RAM width is 72 bits as an additional 8 ECC bits are used per 64-bit word.

Table 4-8. L2 RAM Shutdown

L2_SHUTDOW	N_CR[3] L2_SHUTDOWN_CR[] L2_SHUTDOWN_CR[1]	L2_SHUTDOWN_CR [0]
------------	-------------------------	---------------------	--------------------

CC_ram_24 CC_ram_16 CC_ram_8 CC_ram_6 CC_ram_25 CC_ram_17 CC_ram_9 CC_ram_6 CC_ram_26 CC_ram_18 CC_ram_10 CC_ram_6 CC_ram_27 CC_ram_19 CC_ram_11 CC_ram_6 CC_ram_28 CC_ram_20 CC_ram_12 CC_ram_6 CC_ram_29 CC_ram_21 CC_ram_13 CC_ram_6 CC_ram_30 CC_ram_22 CC_ram_14 CC_ram_6 CC_ram_31 CC_ram_23 CC_ram_15 CC_ram_6 CC_ram_24 CC_ram_16 CC_ram_8 CC_ram_6 CC_ram_25 CC_ram_17 CC_ram_9 CC_ram_6 CC_ram_26 CC_ram_9 CC_ram_6 CC_ram_27 CC_ram_9 CC_ram_6 CC_ram_28 CC_ram_6 CC_ram_29 CC_ram_6 CC_ram_9 CC_ram_9 CC_ram_9 CC_ram_6 CC_ram_9 CC_ram_9 CC_ram_9 CC_ram_9 CC_ram_9 CC_ram_9 CC_ram_9 CC_ram_9 CC_ram_9 CC_ram_9 CC_ram_9 CC_ram_9 CC_ram_9 CC_ram_9	22 33 4 55 56 77
CC_ram_26 CC_ram_18 CC_ram_10 CC_ram_26 CC_ram_27 CC_ram_19 CC_ram_11 CC_ram_27 CC_ram_28 CC_ram_20 CC_ram_12 CC_ram_28 CC_ram_29 CC_ram_21 CC_ram_13 CC_ram_28 CC_ram_30 CC_ram_22 CC_ram_14 CC_ram_26 CC_ram_31 CC_ram_23 CC_ram_15 CC_ram_36 CC_ram_24 CC_ram_16 CC_ram_8 CC_ram_68 CC_ram_60 CC_ram_27 CC_ram_60 CC_ram_28 CC_ram_60 CC_ram_60 CC_ram_29 CC_ram_60 CC_ram_	2 3 4 5 5 7
Bank 0	3 1 5 6 7
Bank 0 cc_ram_28 cc_ram_20 cc_ram_12 cc_ram_4 cc_ram_29 cc_ram_21 cc_ram_13 cc_ram_5 cc_ram_30 cc_ram_22 cc_ram_14 cc_ram_6 cc_ram_31 cc_ram_23 cc_ram_15 cc_ram_7 cc_ram_24 cc_ram_16 cc_ram_8 cc_ram_6	5 5 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
cc_ram_28 cc_ram_20 cc_ram_12 cc_ram_4 cc_ram_29 cc_ram_21 cc_ram_13 cc_ram_5 cc_ram_30 cc_ram_22 cc_ram_14 cc_ram_6 cc_ram_31 cc_ram_23 cc_ram_15 cc_ram_7 cc_ram_24 cc_ram_16 cc_ram_8 cc_ram_6	5 5 7
cc_ram_30 cc_ram_22 cc_ram_14 cc_ram_6 cc_ram_31 cc_ram_23 cc_ram_15 cc_ram_7 cc_ram_24 cc_ram_16 cc_ram_8 cc_ram_6) (
cc_ram_31 cc_ram_23 cc_ram_15 cc_ram_5 cc_ram_24 cc_ram_16 cc_ram_8 cc_ram_0)
cc_ram_24 cc_ram_16 cc_ram_8 cc_ram_0)
	ſ
cc_ram_25 cc_ram_17 cc_ram_9 cc_ram_6	
	<u> </u>
cc_ram_26 cc_ram_18 cc_ram_10 cc_ram_2	
cc_ram_27 cc_ram_19 cc_ram_11 cc_ram_3	3
cc_ram_28 cc_ram_20 cc_ram_12 cc_ram_4	-
cc_ram_29 cc_ram_21 cc_ram_13 cc_ram_5	5
cc_ram_30 cc_ram_22 cc_ram_14 cc_ram_6	;
cc_ram_31 cc_ram_23 cc_ram_15 cc_ram_1	7
cc_ram_24 cc_ram_16 cc_ram_8 cc_ram_0)
cc_ram_25 cc_ram_17 cc_ram_9 cc_ram_3	
cc_ram_26 cc_ram_18 cc_ram_10 cc_ram_2	<u>,</u>
cc_ram_27 cc_ram_19 cc_ram_11 cc_ram_3	3
cc_ram_28 cc_ram_20 cc_ram_12 cc_ram_4	ļ.
cc_ram_29 cc_ram_21 cc_ram_13 cc_ram_5	5
cc_ram_30 cc_ram_22 cc_ram_14 cc_ram_6	;
cc_ram_31 cc_ram_23 cc_ram_15 cc_ram_1	,
cc_ram_24 cc_ram_16 cc_ram_8 cc_ram_0)
cc_ram_25 cc_ram_17 cc_ram_9 cc_ram_3	
cc_ram_26 cc_ram_18 cc_ram_10 cc_ram_2	<u>•</u>
cc_ram_27 cc_ram_19 cc_ram_11 cc_ram_3	3
cc_ram_28 cc_ram_20 cc_ram_12 cc_ram_4	ļ
cc_ram_29 cc_ram_21 cc_ram_13 cc_ram_5)
cc_ram_30 cc_ram_22 cc_ram_14 cc_ram_6	;
cc_ram_31 cc_ram_23 cc_ram_15 cc_ram_1	,

4.1.6.1.4 Scratchpad

The L2 cache controller has a dedicated scratchpad address region which allows for allocation into the cache using an address range which is not memory backed. This address region is denoted as the L2 Zero Device in 11. MSS Memory Map. Writes to the scratchpad region will allocate into cache ways which are enabled and not masked. Care must be taken with the scratchpad, as there is no memory backing this address space. Cache evictions from addresses in the scratchpad results in data loss.

The main advantage of the L2 scratchpad over the L2-LIM is that it is a cacheable region allowing for data stored to the scratchpad to also be cached in a master's L1 data cache resulting in faster access.

The recommended procedure for using the L2 Scratchpad is as follows:

- Use the WayEnable register to enable the desired cache ways.
- 2. Designate a single master which will be allocated into the scratchpad. For this procedure, designate the master as Master S. All other masters (CPU and non-CPU) will be denoted as Masters X.
- 3. Masters X: write to the WayMaskX register to mask all ways which are to be used for the scratchpad. This will prevent Masters X from evicting cache lines in the designated scratchpad ways.
- 4. Master S: write to the WayMaskX register to mask all ways except the ways which are to be used for the scratchpad. At this point Master S should only be able to allocate into the cache ways meant to be used as a scratchpad.
- 5. Master S: write scratchpad data into the L2 Scratchpad address range (L2 Zero Device).
- 6. Master S: Repeat steps 4 and 5 for each way to be used as scratchpad.
- 7. Master S: Use the WayMaskX register to mask the scratchpad ways for Master S so that it cannot evict cache lines from the designated scratchpad ways.
- 8. At this point, the scratchpad ways should contain the scratchpad data, with all masters able to read, write, and execute from this address space, and no masters able to evict the scratchpad contents.

4.1.6.1.5 L2 ECC

The L2 cache controller supports ECC for Single-Error Correction and Double-Error Detection (SECDED). The cache controller also supports ECC for meta-data information (index and tag information) and can perform SECDED. The single-bit error injection is available for the user to control. Dual-bit error injection is handled internally without user control.

Whenever a correctable error is detected, the caches immediately repair the corrupted bit and write it back to SRAM. This corrective procedure is completely invisible to application software. However, to support diagnostics, the cache records the address of the most recently corrected meta-data and data errors. Whenever a new error is corrected, a counter is incremented and an interrupt is raised. There are independent addresses, counters, and interrupts for correctable meta-data and data errors.

DirError, DirFail, DataError, DataFail signals are used to indicate that an L2 meta-data, data, or un-correctable L2 data error has occurred respectively. These signals are connected to the PLIC as described in 6.5. Platform Level Interrupt Controller and are cleared upon reading their respective count registers.

4.1.6.2 Register Map

The L2 cache controller register map is described in the following table.

Table 4-9. L2 Cache Controller Register Map

Offset	Width	Attribute s	Register Name	Notes
0x000	4B	RO	Config	Information on the configuration of the L2 cache
0x008	1B	RW	WayEnable	Way enable register
0x040	4B	RW	ECCInjectError	ECC error injection register
0x100	8B	RO	ECCDirFixAddr	Address of most recently corrected metadata error
0x108	4B	RO	ECCDirFixCount	Count of corrected metadata errors
0x120	8B	RO	ECCDirFailAddr	Address of most recent uncorrectable metadata error
0x128	8B	RO	ECCDirFailCount	Count of uncorrectable metadata errors
0x140	8B	RO	ECCDataFixAddr	Address of most recently corrected data error
0x148	4B	RO	ECCDataFixCount	Count of corrected data errors
0x160	8B	RO	ECCDataFailAddr	Address of most recent uncorrectable data error
0x168	4B	RO	ECCDataFailCount	Count of uncorrectable data errors

continued				
Offset	Width	Attribute s	Register Name	Notes
0x200 0x240	8B 4B	WO WO	Flush64 Flush32	Flush cache block, 64-bit address Flush cache block, 32-bit address
0x800	8B	RW	Master 0 way mask register	DMA
0x808	8B	RW	Master 1 way mask register	AXI4_front_port ID#0
0x810	8B	RW	Master 2 way mask register	AXI4_front_port ID#1
0x818	8B	RW	Master 3 way mask register	AXI4_front_port ID#2
0x820	8B	RW	Master 4 way mask register	AXI4_front_port ID#3
0x828	8B	RW	Master 5 way mask register	Hart 0 dCache MMIO
0x830	8B	RW	Master 6 way mask register	Hart 0 iCache
0x838	8B	RW	Master 7 way mask register	Hart 1 dCache
0x840	8B	RW	Master 8 way mask register	Hart 1 iCache
0x848	8B	RW	Master 9 way mask register	Hart 2 dCache
0x850	8B	RW	Master 10 way mask register	Hart 2 iCache
0x858	8B	RW	Master 11 way mask register	Hart 3 dCache
0x860	8B	RW	Master 12 way mask register	Hart 3 iCache
0x868	8B	RW	Master 13 way mask register	Hart 4 dCache
0x870	8B	RW	Master 14 way mask register	Hart 4 ICache

4.1.6.3 Register Descriptions

This section describes registers of the L2 cache controller. For more information, see PolarFire SoC Device Register Map.

4.1.6.3.1 Cache Configuration Register (Config)

The Config register can be used to programmatically determine information regarding the cache.

Table 4-10. Cache Configuration Register (Config)

Register Offset		0x000		
Bits	Field Name	Attribute s	Reset	Description
[7:0]	Banks	RO	4	Return the number of banks in the cache
[15:8]	Ways	RO	16	Return the total number of enabled ways in the cache
[23:16]	Sets	RO	9	Return the Base-2 logarithm of the number of sets in a cache bank
[31:24]	Bytes	RO	6	Return the Base-2 logarithm of the number of bytes in a cache blocks

4.1.6.3.2 Way Enable Register (WayEnable)

The WayEnable register determines which ways of the L2 cache controller are enabled as cache. Cache ways which are not enabled, are mapped into the L2-LIM as described in 11. MSS Memory Map.

This register is initialized to 0 on reset and may only be increased. This means that, out of Reset, only a single L2 cache way is enabled as one cache way must always remain enabled. Once a cache way is enabled, the only way to map it back into the L2-LIM address space is by a Reset.

Table 4-11. Way Enable Register(WayEnable)

Register Offset		0x008			
Bits	Field Name	Attribute s	Reset	Description	
[7:0]	Way Enable	RW	0	Way indexes less than or equal to this register value may be used by the cache	
[63:8]	Reserved	RW	_	_	

4.1.6.3.3 ECC Error Injection Register (ECCInjectError)

The ECCInjectError register can be used to insert an ECC error into either the backing data or meta-data SRAM. This function can be used to test error correction logic, measurement, and recovery.

The ECC Error injection system works only during writes, which means that the stored data and ECC bits are modified on a write. ECC error is not injected or detected until a write occurs. Hence, a read will complete without ECC errors being detected if a write is not carried out after enabling the ECC error injection register.

Table 4-12. ECC Error Injection Register (ECCInjectError)

Register Offset		0x040			
Bits	Field Name	Attributes	Reset	Description	
[7:0]	Bit Position	RW	0	Specifies a bit position to toggle, within an SRAM. The width is SRAM width depends on the micro architecture, but is typically 72 bits for data SRAMs and ≈ 24 bits for Directory SRAM.	
[15:8]	Reserved	RW		_	
16	Target	RW	0	Setting this bit means the error injection will target the metadata SRAMs. Otherwise, the error injection targets the data SRAMs.	
[31:17]	Reserved	RW	_	_	

4.1.6.3.4 ECC Directory Fix Address (ECCDirFixAddr)

The ECCDirFixAddr register is a Read-Only register which contains the address of the most recently corrected metadata error. This field only supplies the portions of the address which correspond to the affected set and bank, because all ways are corrected together.

4.1.6.3.5 ECC Directory Fix Count (ECCDirFixCount)

The ECCDirFixCount register is a Read Only register which contains the number of corrected L2 meta-data errors. Reading this register clears the DirError interrupt signal described in 4.1.6.1.5. L2 ECC.

4.1.6.3.6 ECC Directory Fail Address (ECCDirFailAddr)

The ECCDirFailAddr register is a Read-Only register which contains the address of the most recent uncorrected L2 metadata error.

4.1.6.3.7 ECC Directory Fail Count (ECCDirFailCount)

The ECCDirFailCount register is a Read-Only register which contains the number of uncorrected L2 metadata errors.

4.1.6.3.8 ECC Data Fix Address (ECCDataFixAddr)

The ECCDataFixAddr register is a Read-Only register which contains the address of the most recently corrected L2 data error.

4.1.6.3.9 ECC Data Fix Count (ECCDataFixCount)

The ECCDataFixCount register is a Read Only register which contains the number of corrected data errors. Reading this register clears the DataError interrupt signal described in 4.1.6.1.5. L2 ECC.

4.1.6.3.10 ECC Data Fail Address (ECCDataFailAddr)

The ECCDataFailAddr register is a Read-Only register which contains the address of the most recent uncorrected L2 data error.

4.1.6.3.11 ECC Data Fail Count (ECCDataFailCount)

The ECCDataFailCount register is a Read-Only register which contains the number of uncorrected data errors. Reading this register clears the DataFail interrupt signal described in 4.1.6.1.5. L2 ECC.

4.1.6.3.12 Cache Flush Registers

The L2 cache controller provides two registers which can be used for flushing specific cache blocks. Flush64 is a 64-bit write only register that will flush the cache block containing the address written. Flush32 is a 32-bit write only register that will flush a cache block containing the written address left shifted by 4 bytes. In both registers, all bits must be written in a single access for the flush to take effect.

4.1.6.3.13 Way Mask Registers (WayMaskX)

The WayMaskX register allows a master connected to the L2 cache controller to specify which L2 cache ways can be evicted by master 'X' as specified in the WayMaskX register. Masters can still access memory cached in masked ways. At least one cache way must be enabled. It is recommended to set/clear bits in this register using atomic operations.

Table 4-13. Way MaskX Register(WayMaskX)

Register Offset	0x800 + (8 x Mast	0x800 + (8 x Master ID)					
Bits	Field Name	Attributes	Reset	Description			
0	Way0 Mask	RW	1	Clearing this bit masks L2 Cache Way 0			
1	Way1 Mask	RW	1	Clearing this bit masks L2 Cache Way 1			
15	Way15 Mask	RW	1	Clearing this bit masks L2 Cache Way 15			
[63:16]	Reserved	RW	1	_			

Note: For Master ID, see Master 0 to 15 in Table 4-9.

Front Port Way Masks

The CPU Core Complex front port passes through an AXI to TileLink interface. This interface maps incoming transactions to the four internal TileLink IDs, which are referred in the above WayMaskX table. These IDs are not related to the incoming AXI transaction IDs. The allocation of the TileLink IDs is dependent on the number of outstanding AXI transactions, the arrival rate relative to the transaction completion cycle, and previous events. It is not possible to predict which internal ID will be allocated to each AXI transaction and therefore which set of way masks will apply to that AXI transaction. Hence, it is recommended that all four front port way masks are configured identically. See Table 4-9 for front port WayMaskX registers.

4.1.7 TileLink

TileLink is a chip-scale interconnect which provides multiple masters with coherent access to memory and other slave peripherals for low-latency and high throughput transfers. For more information, see TileLink Specification v1.7.1.

4.1.8 External Bus Interfaces

The following six AMBA AXI4 compliant external ports enable the CPU Core Complex to access main memory and peripherals (see Figure 3-1).

- · AXI 128 to DDR Controller
- D0 (Datapath0)
- D1 (Datapath1)
- F0 (FIFO0)
- F1 (FIFO1)
- · NC (Non-Cached)

To enable non-CPU masters to access the CPU Core Complex, there is an AMBA AXI4 compliant master bus port (S8 on the AXI Switch).

4.1.9 DMA Engine

The DMA Engine supports the following:

- Independent concurrent DMA transfers using four DMA channels.
- · Generation of PLIC interrupts on various conditions during DMA execution.

The memory-mapped control registers of the DMA engine can be accessed over the TileLink slave interface. This interface enables the software to initiate DMA transfers. The DMA engine also includes a master port which goes into the TileLink bus. This interface enables the DMA engine to independently transfer data between slave devices and main memory, or to rapidly copy data between two locations in the main memory.

The DMA engine includes four independent DMA channels capable of operating in parallel to enable multiple concurrent transfers. Each channel supports an independent set of control registers and two interrupts which are described in the next sections.

The DMA engine supports two interrupts per channel to signal a transfer completion or a transfer error. The channel's interrupts are configured using its Control register described in the next section. The mapping of the CPU Core Complex DMA interrupt signals to the PLIC is described in 6.5. Platform Level Interrupt Controller.

4.1.9.1 DMA Memory Map

The DMA engine contains an independent set of registers for each channel. Each channel's registers start at the offset 0x1000 so that the base address for any DMA channel is:

DMA Base Address + (0x1000 × Channel ID). The register map of a DMA channel is described in the following table.

Table 4-14. DMA Register Map

DMA Memory Map per channel						
Channel Base Address			DMA Base Address	s + (0x1000 × Channel ID)		
Offset	Width	Attribute s	Register Name	Description		
0x000	4B	RW	Control	Channel control register		
0x004	4B	RW	NextConfig	Next transfer type		
0x008	8B	RW	NextBytes	Number of bytes to move		
0x010	8B	RW	NextDestination	Destination start address		
0x018	8B	RW	NextSource	Source start address		
0x104	4B	R	ExecConfig	Active transfer type		
0x108	8B	R	ExecBytes	Number of bytes remaining		
0x110	8B	R	ExecDestination	Destination current address		
0x118	8B	R	ExecSource	Source current address		

The following sections describe the Control and Status registers of a channel.

4.1.9.2 Control Register

The Control register stores the current status of the channel. It can be used to claim a DMA channel, initiate a transfer, enable interrupts, and to check for the completion of a transfer. The following table defines the bit fields of the Control register.

Table 4-15. Control Register (Control)

Register Offset		0x000 + (0x1000 × Channel ID)				
Bits	Field Name	Attributes	Reset	Description		
0	claim	RW	0	Indicates that the channel is in use. Setting this bit clears all of the channel's Next registers (NextConfig, NextBytes, NextDestination, and NextSource). This bit can only be cleared when run (CR bit 0) is low.		
1	run	RW	0	Setting this bit starts a DMA transfer by copying the Next registers into their Exec counterparts		
[13:2]	Reserved	_	0	_		
14	donelE	RW	0	Setting this bit will trigger the channel's Done interrupt once a transfer is complete		
15	errorIE	RW	0	Setting this bit will trigger the channel's Error interrupt upon receiving a bus error		
[28:16]	Reserved	_	0	_		
29	Reserved	_	0	_		
30	done	RW	0	Indicates that a transfer has completed since the channel was claimed		
31	error	RW	0	Indicates that a transfer error has occurred since the channel was claimed		

4.1.9.3 Channel Next Configuration Register (NextConfig)

The read-write <code>NextConfig</code> register holds the transfer request type. The <code>wsize</code> and <code>rsize</code> fields are used to determine the size and alignment of individual DMA transactions as a single DMA transfer may require multiple transactions. There is an upper bound of 64B on a transaction size (read and write).

Note: The DMA engine supports the transfer of only a single contiguous block at a time. Supports byte-aligned source and destination size (rsize and wsize) because the granularity is at the byte level in terms of only the base 2 Logarithm (1 byte ,8 byte , 32 byte).

These fields are WARL (Write-Any Read-Legal), so the actual size used can be determined by reading the field after writing the requested size. The DMA can be programmed to automatically repeat a transfer by setting the repeat bit field. If this bit is set, once the transfer completes, the Next registers are automatically copied to the Exec registers and a new transfer is initiated. The Control.run bit remains set during "repeated" transactions so that the channel can not be claimed. To stop repeating transfers, a master can monitor the channel's Done interrupt and lower the repeat bit accordingly.

Table 4-16. Channel Next Configuration Register

Register Offset		0x004 + (0x1000 × Channel ID)			
Bits	Field Name	Attributes	Reset	Description	
[1:0]	Reserved	_	_	_	
2	repeat	RW	0	If set, the Exec registers are reloaded from the Next registers once a transfer is complete. The repeat bit must be cleared by software for the sequence to stop.	
3	order	RW	0	Enforces strict ordering by only allowing one of each transfer type in-flight at a time.	
[23:4]	Reserved	_	_	_	

continued							
Register Offset		0x004 + (0x1000 × Channel ID)					
Bits	Field Name	Attributes	Attributes Reset Description				
[27:24]	wsize	WARL	0	Base 2 Logarithm of DMA transaction sizes. Example: 0 is 1 byte, 3 is 8 bytes, 5 is 32 bytes			
[31:28]	rsize	WARL	0	Base 2 Logarithm of DMA transaction sizes. Example: 0 is 1 byte, 3 is 8 bytes, 5 is 32 bytes			

4.1.9.4 Channel Next Bytes Register (NextBytes)

The read-write NextBytes register holds the number of bytes to be transferred by the channel. The NextConfig.xsize fields are used to determine the size of the individual transactions which will be used to transfer the number of bytes specified in this register. The NextBytes register is a WARL register with a maximum count that can be much smaller than the physical address size of the machine.

4.1.9.5 Channel Next Destination Register (NextDestination)

The read-write NextDestination register holds the physical address of the destination for the transfer.

4.1.9.6 Channel Next Source Address (NextSource)

The read-write NextSource register holds the physical address of the source data for the transfer.

4.1.9.7 Channel Exec Registers

Each DMA channel contains a set of Exec registers which hold the information about the currently executing transfer. These registers are Read-Only and initialized when the Control.run bit is set. Upon initialization, all of the Next registers are copied into the Exec registers and a transfer begins. The status of the transfer can be monitored by reading the following Exec registers.

- ExecBytes: Indicates the number of bytes remaining in a transfer
- · ExecSource: Indicates the current source address
- · ExecDestination: Indicates the current destination address

The base addresses of the above registers are listed in Table 4-14.

4.1.10 Write Combining Buffer (WCB)

WCB combines multiple consecutive writes to a given address range into a TileLink burst to increase the efficiency of Write transactions. Read Transactions are bypassed by WCB. WCB accesses the 256 MB of non-cached DDR region via system port 4 AXI-NC as shown in the following table.

Table 4-17. WCB Address Range

WCB Address Range					
Base Address	Тор	Port			
0xD000_0000	0xDFFF_FFFF	System Port 4 (AXI4-NC)			
0x18_0000_0000	0x1B_FFFF_FFFF	System Port 4 (AXI4-NC)			

WCB manages its internal buffers efficiently based on the incoming Write/Read transaction addresses. The key properties of WCB are as follows:

- · The WCB supports all single byte, multi-byte, and word writes (any single beat writes).
- Multi-beat transactions bypass WCB
- If all internal buffers are in use, and a write to a different base address occurs, the WCB may insert idle cycles
 while it empties a buffer.

A buffer in WCB is also emptied under the following conditions:

- All bytes in the buffer have been written.
- The buffer is not written for idle cycles.

- A write to WCB address range followed by a read of the same address will cause a buffer to flush. The read
 is not allowed to pass through the WCB until the write has completed.
- A write from a different master that matches a buffer's base address.
- A write from the same master to an already written byte(s) in the buffer.

4.1.10.1 Idle Configuration Register (idle)

The idle register specifies the number of idle cycles before a buffer is automatically emptied. WCB can be configured to be idle for up to 255 cycles.

When idle is set to 0, WCB is disabled and writes to the WCB address range bypass WCB.

Table 4-18. Idle Configuration Register

Idle Configuration Register (idle)						
Register Offset 0						
Bits	Field Name	Attribut es	Reset	Description		
[7:0]	idle	RW	16	Number of idle cycles before flushing a buffer. Setting to 0 disables WCB and all buffers are emptied.		
[31:8]	Reserved	RW	X	_		

4.1.11 Bus Error Unit (BEU)

There is a Bus Error Unit (BEU) for each processor core. The address range of BEU 0, BEU 1, BEU 2, BEU 3, and BEU 4 is given in 4.1.3. CPU Memory Map. BEUs record erroneous events in L1 instruction and data caches, and report them using the global and local interrupts. Each BEU can be configured to generate interrupts on L1 correctable and uncorrectable memory errors, including TileLink bus errors.

4.1.11.1 BEU Register Map

The register map of a BEU is listed in the following table.

Table 4-19. BEU Register Map

Offset	Width	Attrib utes	Register Name	Description
0x000	1B	RW	cause	Cause of error event based on mhpmevent register (see Table 4-20).
0x008	1B	RW	value	Physical address of the error event
0x010	1B	RW	enable	Event enable mask
0x018	1B	RW	plic_interrupt	Platform level interrupt enable mask
0x020	1B	RW	accrued	Accrued event mask
0x028	1B	RW	local_interrupt	Local interrupt enable mask

4.1.11.2 Functional Description

The following table lists the mhpmevent[7:0] register bit fields which correspond to BEU events that can be reported.

Table 4-20. mhpmevent[7:0]

Cause	Meaning
0	No Error
1	Reserved
2	Instruction cache or ITIM correctable ECC error

continued				
Cause	Meaning			
3	ITIM uncorrectable error			
4	Reserved			
5	Load or store TileLink bus error			
6	Data cache correctable ECC error			
7	Data cache uncorrectable ECC error			

When one of the events listed in Table 4-20 occurs, the BEU can record information about that event and can generate a global or local interrupt to the Hart. The enable register (Table 4-19) contains a mask of the events that can be recorded by the BEU. Each bit in the enable register corresponds to an event in Table 4-20. For example, if enable[3] is set, the BEU records uncorrectable ITIM errors.

The cause register indicates the event recorded most recently by the BEU. For example, a value of 3 indicates an uncorrectable ITIM error. The cause value 0 is reserved to indicate no error. The cause register is only written for events enabled in the enable register. The cause register is written when its current value is 0; that is, if multiple events occur, only the first one is latched, until software clears the cause register.

The value register holds the physical address that caused the event, or 0 if the address is unknown. The BEU writes to the value register whenever it writes the cause register. For example, when an event is enabled in the enable register and when the cause register contains 0.

The accrued register indicates all the events that occurred since the register was cleared by the software. Its format is the same as the enable register. The BEU sets bits in the accrued register whether or not they are enabled in the enable register.

The plic_interrupt register indicates the accrued events for which an interrupt must be generated via the PLIC. An interrupt is generated when any bit is set in accrued and plic_interrupt register. For example, when accrued and plic_interrupt is not 0.

The local_interrupt register indicates the accrued events for which an interrupt must be generated directly to the Hart. An interrupt is generated when any bit is set in both accrued and local_interrupt registers. For example, when accrued and local_interrupt is not 0.

The interrupt cause is 128; it does not have a bit in the mie CSR, so it is always enabled; nor does it have a bit in the mideleg CSR, so it cannot be delegated to a mode less privileged than M-mode.

4.1.12 Debug

The MSS includes a JTAG debug port that enables an external system to initiate debug operations on all of the processor cores. For example, a Host PC via a JTAG probe. The JTAG interface conforms to the RISC-V External Debug Support Version 0.13.

The Debug interface uses an 8-bit instruction register (IR) and supports JTAG instructions. The JTAG port within the MSS operates at 50 MHz and the JTAG pins operate at 25 MHz.

4.1.12.1 Debug CSRs

The per-Hart Trace and Debug Registers (TDRs) are listed in the following table.

Table 4-21. Trace and Debug CSRs

CSR Name	Description	Allowed Access Modes
tselect	Trace and debug register select	D, M
tdata1	First field of selected TDR	D, M
tdata2	Second field of selected TDR	D, M
tdata3	Third field of selected TDR	D, M

continued				
CSR Name	Description	Allowed Access Modes		
dcsr	Debug control and status register	D		
dpc	Debug PC	D		
dscratch	Debug scratch register	D		

The dcsr, dpc, and dscratch registers are accessible only in the Debug mode. The tselect and tdata1–3 registers are accessible in the Debug mode or Machine mode.

4.1.12.1.1 Trace and Debug Register Select (tselect)

The tselect register selects which bank of the three tdata1–3 registers are accessed via the other three addresses. The tselect register format is as follows:

The index field is a WARL field that does not hold indices of the unimplemented TDRs. Even if the index can hold a TDR index, it does not ensure the TDR exists. The type field of tdata1 must be inspected to determine whether the TDR exists.

Table 4-22. tselect CSR

Trace and Debug Select Register			
CSR	tselect		
Bits	Field Name	Attributes	Description
[31:0]	index	WARL	Selection index of trace and debug registers

4.1.12.1.2 Trace and Debug Data Registers (tdata1-3)

The tdata1-3 registers are XLEN-bit read/write registers that are selected from a larger underlying bank of TDR registers by the tselect register.

Table 4-23, tdata1 CSR

Trace and Debug Data Register 1				
CSR	tdata1			
Bits	Field Name	Attributes	Description	
[27:0]	TDR-Specific Data	_	_	
[31:28]	type	RO	Type of the trace & debug register selected by tselect	

Table 4-24. tdata2-3 CSRs

Trace and Debug Data Registers 2-3			
CSR	tdata2-3		
Bits	Field Name	Attributes	Description
[31:0]	type	_	TDR-Specific Data

The high nibble of tdata1 contains a 4-bit type code that is used to identify the type of TDR selected by tselect. The currently defined types are shown as follows.

Table 4-25. TDR Types

Туре	Description
0 1	No such TDR register Reserved
2	Address/Data Match Trigger
≥3	Reserved

The dmode bit of the 4.1.12.2.1. Breakpoint Match Control Register (mcontrol) selects between the Debug mode (dmode=1) and Machine mode (dmode=1) views of the registers, where only the Debug mode code can access the Debug mode view of the TDRs. Any attempt to read/write the tdata1-3 registers in the Machine mode when dmode=1 raises an illegal instruction exception.

4.1.12.1.3 Debug Control and STATUS Register (dcsr)

dcsr gives information about debug capabilities and status. Its detailed functionality is described in RISC-V Debug Specification.

4.1.12.1.4 Debug PC (dpc)

dpc stores the current PC value when the execution switches to the Debug Mode. When the Debug mode is exited, the execution resumes at this PC.

4.1.12.1.5 Debug Scratch (dscratch)

dscratch is reserved for Debug ROM to save registers needed by the code in Debug ROM. The debugger may use it as described in RISC-V Debug Specification.

4.1.12.2 Breakpoints

The CPU Core Complex supports two hardware breakpoint registers, which can be flexibly shared between Debug mode and Machine mode.

When a breakpoint register is selected with tselect, the other CSRs access the following information for the selected breakpoint:

Table 4-26. Breakpoint Registers

TDR CSRs when used as Breakpoints			
CSR Name	R Name Breakpoint Alias Description		
tselect	tselect	Breakpoint selection index	
tdata1	mcontrol	Breakpoint Match control	
tdata2	maddress	Breakpoint Match address	
tdata3	N/A	Reserved	

4.1.12.2.1 Breakpoint Match Control Register (mcontrol)

Each breakpoint control register is a read/write register laid out as follows.

Table 4-27. Test and Debug Data Register 1

Breakpo	Breakpoint Control Register (mcontrol)				
Register	Offset	CSR			
Bits	Field Name	Attributes	Reset	Description	
0	R	WARL	X	Address match on LOAD	
1	W	WARL	X	Address match on STORE	
2	Х	WARL	X	Address match on Instruction FETCH	

con	continued				
Breakpoi	Breakpoint Control Register (mcontrol)				
Register	Offset	CSR	CSR		
Bits	Field Name	Attributes	Reset	Description	
3	U	WARL	X	Address match on User mode	
4	S	WARL	Х	Address match on Supervisor mode	
5	Н	WARL	Х	Address match on Hypervisor mode	
6	M	WARL	Х	Address match on Machine mode	
[10:7]	match	WARL	Х	Breakpoint Address Match type	
11	chain	WARL	0	Chain adjacent conditions	
[17:12]	action	WARL	0	Breakpoint action to take. 0 or 1.	
18	timing	WARL	0	Timing of the breakpoint. Always 0	
19	select	WARL	0	Perform match on address or data. Always 0	
20	Reserved	WARL	Х	Reserved	
[26:21]	maskmax	RO	4	Largest supported NAPOT range	
27	dmode	RW	0	Debug-Only Access mode	
[31:28]	type	RO	2	Address/Data match type, always 2	

The type field is a 4-bit read-only field holding the value 2 to indicate that this is a breakpoint containing address match logic.

The bpaction field is an 8-bit read-write WARL field that specifies the available actions when the address match is successful. The value 0 generates a breakpoint exception, and the value 1 enters Debug mode. Other actions are unimplemented.

The R/W/X bits are individual WARL fields. If they are set, it indicates an address match should only be successful for loads/stores/instruction fetches respectively. All combinations of implemented bits must be supported.

The M/H/S/U bits are individual WARL fields. If they are set, it indicates an address match should only be successful in the Machine/Hypervisor/Supervisor/User modes respectively. All combinations of implemented bits must be supported.

The match field is a 4-bit read-write WARL field that encodes the type of address range for breakpoint address matching. Three different match settings are currently supported: exact, NAPOT, and arbitrary range. A single breakpoint register supports both exact address matches and matches with address ranges that are Naturally Aligned Powers-Of-Two (NAPOT) in size. Breakpoint registers can be paired to specify arbitrary exact ranges, with the lower-numbered breakpoint register giving the byte address at the bottom of the range, the higher-numbered breakpoint register giving the address one byte above the breakpoint range, and using the chain bit to indicate both must match for the action to be taken.

NAPOT ranges make use of low-order bits of the associated breakpoint address register to encode the size of the range as listed in the following table.

Table 4-28. NAPOT Ranges

NAPOT Size Encoding		
maddress	Match type and size	
aaaaaaa aaaaaaa0	Exact 1 byte 2-byte NAPOT range	
aaaaa01	4-byte NAPOT range	
aaaa011	8-byte NAPOT range	
aaa0111	16-byte NAPOT range	
aa01111	32-byte NAPOT range	
a011111	231-byte NAPOT range	

The maskmax field is a 6-bit read-only field that specifies the largest supported NAPOT range. The value is the logarithm base 2 of the number of bytes in the largest supported NAPOT range. A value of 0 indicates that only exact address matches are supported (one-byte range). A value of 31 corresponds to the maximum NAPOT range, which is 231 bytes in size. The largest range is encoded in maddress with the 30 least-significant bits set to 1, bit 30 set to 0, and bit 31 holding the only address bit considered in the address comparison.

Note: The unary encoding of NAPOT ranges was chosen to reduce the hardware cost of storing and generating the corresponding address mask value.

To provide breakpoints on an exact range, two neighboring breakpoints can be combined with the chain bit. The first breakpoint can be set to match on an address using the action of greater than or equal to two. The second breakpoint can be set to match on address using the action of less than three. Setting the chain bit on the first breakpoint will then cause it to prevent the second breakpoint from firing unless they both match.

4.1.12.2.2 Breakpoint Match Address Register (maddress)

Each breakpoint match address register is an XLEN-bit read/write register used to hold significant address bits for address matching, and the unary-encoded address masking information for NAPOT ranges.

4.1.12.2.3 Breakpoint Execution

Breakpoint traps are taken precisely. Implementations that emulate misaligned accesses in the software will generate a breakpoint trap when either half of the emulated access falls within the address range. Implementations that support misaligned accesses in hardware must trap if any byte of access falls within the matching range.

Debug mode breakpoint traps jump to the debug trap vector without altering Machine mode registers.

Machine mode breakpoint traps jump to the exception vector with "Breakpoint" set in the mcause register, and with badaddr holding the instruction or data address that caused the trap.

4.1.12.2.4 Sharing Breakpoints between Debug and Machine mode

When Debug mode uses a breakpoint register, it is no longer visible to Machine mode (that is, the tdrtype will be 0). Usually, the debugger will grab the breakpoints it needs before entering Machine mode, so Machine mode will operate with the remaining breakpoint registers.

4.1.12.3 Debug Memory Map

This section describes the debug module's memory map when accessed via the regular system interconnect. The debug module is only accessible to the debug code running in the Debug mode on a Hart (or via a debug transport module).

4.1.12.3.1 Debug RAM and Program Buffer (0x300-0x3FF)

The CPU Core Complex has 16 32-bit words of Program Buffer for the debugger to direct a Hart to execute an arbitrary RISC-V code. Its location in memory can be determined by executing aiupc instructions and storing the result into the Program Buffer.

The CPU Core Complex has one 32-bit word of Debug Data RAM. Its location can be determined by reading the DMHARTINFO register as described in the RISC-V Debug Specification. This RAM space is used to pass data

for the Access Register abstract command described in the RISC-V Debug Specification. The CPU Core Complex supports only GPR register access when Harts are halted. All other commands must be implemented by executing from the Debug Program Buffer.

In the CPU Core Complex, both the Program Buffer and Debug Data RAM are general purpose RAM and are mapped contiguously in the CPU Core Complex's memory space. Therefore, additional data can be passed in the Program Buffer, and additional instructions can be stored in the Debug Data RAM.

Debuggers must not execute Program Buffer programs that access any Debug Module memory except defined Program Buffer and Debug Data addresses.

4.1.12.3.2 Debug ROM (0x800-0xFFF)

This ROM region holds the debug routines.

4.1.12.3.3 Debug Flags (0x100 - 0x110, 0x400 - 0x7FF)

The flag registers in the Debug module are used to communicate with each Hart. These flags are set and read by the Debug ROM, and should not be accessed by any Program Buffer code. The specific behavior of flags is beyond the scope of this document.

4.1.12.3.4 Safe Zero Address

In the CPU Core Complex, the Debug module contains the address 0 in the memory map. Reads to this address always return 0 and writes to this address have no impact. This property allows a "safe" location for unprogrammed parts, as the default mtvec location is 0x0.


4.1.12.4 PolarFire SoC Debug

PolarFire SoC MSS contains a Debug block that allows an external host PC to initiate debug operations on processor cores via JTAG. Using Microchip's SoftConsole, users can perform multi-core application debugging. Using Microchip's SmartDebug, users can perform FPGA hardware debug. For more information about SmartDebug, see PolarFire SmartDebug User Guide.

4.1.12.4.1 Debug Architecture

Debugging of MSS processor cores can be performed via fabric JTAG I/Os or on-chip JTAG I/Os as shown in the following figure.

Figure 4-6. Debug Connectivity



The Debug options can be configured using the Standalone MSS Configurator. For more information see, PolarFire SoC Standalone MSS Configurator User Guide.

4.1.12.4.2 Multi-Core Application Debug

SoftConsole enables debugging of multi-core applications. At any given time, a single core is debugged. For information about multi-core application debug, see SoftConsole User Guide (to be published).

4.1.13 Trace

The MSS includes a Trace block to enable an external system to run trace functionalities via the JTAG interface. The Trace block supports the following features:

- · Instruction trace of all five processor cores.
- Full AXI trace of a selectable slave interface on the main AXI switch.
- Trace of AXI transactions (address only) on L2 cache in the CPU Core Complex.
- Trace of 40-fabric signals via the Electrical Interconnect and Package (EIP) interface (40 data plus clock and valid signal).

- Interfaced via an external JTAG interface.
- An AXI communicator module is implemented allowing the firmware running on the CPU Core Complex to configure the trace system
- A Virtual Console is implemented allowing message passing between the processor cores and an external trace system.

For more information on the features, components, and use models of Trace, see SoftConsole User Guide (to be published).

4.1.13.1 Instruction Trace Interface

This section describes the interface between a core and its RISC-V trace module (see Figure 4-7). The trace interface conveys information about instruction-retirement and exception events.

Table 4-29 lists the fields of an instruction trace packet. The valid signal is 1 if and only if an instruction retires or traps (either by generating a synchronous exception or taking an interrupt). The remaining fields in the packet are only defined when valid is 1.

The iaddr field holds the address of the instruction that was retired or trapped. If address translation is enabled, it is a virtual address else it is a physical address. Virtual addresses narrower than XLEN bits are sign-extended, and physical addresses narrower than XLEN bits are zero-extended.

The insn field holds the instruction that was retired or trapped. For instructions narrower than the maximum width, for example, those in the RISC-V C extension, the unused high-order bits are zero-filled. The length of the instruction can be determined by examining the low-order bits of the instruction, as described in The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2.1. The width of the insn field, ILEN, is 32 bits for current implementations.

The priv field indicates the Privilege mode at the time of instruction execution. (On an exception, the next valid trace packet's priv field gives the Privilege mode of the activated trap handler.) The width of the priv field, PRIVLEN, is 3, and it is encoded as shown in Table 4-29.

The exception field is 0 if this packet corresponds to a retired instruction, or 1 if it corresponds to an exception or interrupt. In the former case, the cause and interrupt fields are undefined, and the tval field is zero. In the latter case, the fields are set as follows:

- Interrupt is 0 for synchronous exceptions and 1 for interrupts.
- Cause supplies the exception or interrupt cause, as would be written to the lower CAUSELEN bits of the mcause CSR. For current implementations, CAUSELEN = log2XLEN.
- tval supplies the associated trap value, for example, the faulting virtual address for address exceptions, as would be written to the mtval CSR.
 - Future optional extensions may define tval to provide ancillary information in cases where it currently supplies zero.

For cores that can retire N instructions per clock cycle, this interface is replicated N times. Lower numbered entries correspond to older instructions. If fewer than N instructions retire, the valid packets need not be consecutive, that is, there may be invalid packets between two valid packets. If one of the instructions is an exception, no recent instruction is valid.

Table 4-29. Fields of an Instruction Trace Packet

Name	Description
valid	Indicates an instruction has retired or trapped.
iaddr[XLEN-1:0]	The address of the instruction.
insn[ILEN-1:0]	The instruction.

continued	continued			
Name	Description			
priv[PRIVLEN-1:0]	Privilege mode during execution.			
	Encoding of the priv field is as follows: Table 4-30. Encoding of priv Field			
	Value	Description		
	000	User mode		
	001	Supervisor mode		
	011	Machine mode		
	111	Debug mode		
	Note: Unspecified values are reserved.			
exception	0 if the instruction retired; 1 if it trapped.			
interrupt	0 if the exception was synchronous; 1 if interrupt.			
cause[CAUSELEN-1:0]	Exception cause.			
tval[XLEN-1:0]	Exception data.			

4.1.13.2 Trace Features

The Trace block implements a message-based protocol between a Trace Integrated Development Environment (IDE) and the Trace block via JTAG. The Trace block provides the following features:


- · Instruction trace per processor core
- Full AXI (64) trace of a selectable single slave interface on the AXI Switch
- AXI transaction (no-data) trace of AXI (128) bus between L2 cache to DDR
- · Status monitoring of up to 40 fabric signals

The Trace block collects the trace data and sends it to a Trace IDE running on a Host PC. The trace data can be used to identify performance and fault points during program execution.

4.1.13.3 Trace Architecture

The following figure shows the high-level architecture and components of the Trace block.

Figure 4-7. Trace Block Diagram



4.1.13.4 Trace Components

The Trace contains the following components:

- 4.1.13.4.1. JTAG Communicator
- 4.1.13.4.2. JPAM
- 4.1.13.4.3. Message Infrastructure Bus
- 4.1.13.4.4. AXI Monitor 0
- 4.1.13.4.5. AXI Monitor 1
- 4.1.13.4.6. Virtual Console
- 4.1.13.4.7. AXI Communicator
- 4.1.13.4.8. System Memory Buffer (SMB)
- 4.1.13.4.9. RISC-V Trace
- 4.1.13.4.10. Fabric Trace

4.1.13.4.1 JTAG Communicator

JTAG Communicator connects a Host to the Trace block via JTAG. The JTAG Communicator Test Access Point (TAP) contains an 8-bit instruction register (IR) and supports the JTAG instructions.

4.1.13.4.2 JPAM

JTAG Processor Analytic Module (JPAM) provides access to the JTAG debug module of the CPU Core Complex. This debug module enables the debugging of processor cores. JPAM can connect to the fabric JTAG controller or the On-Chip JTAG controller.

4.1.13.4.3 Message Infrastructure Bus

The message infrastructure bus provides a basic message and event routing function. This component enables message exchange between JTAG Communicator and analytic modules, and vice versa.

The message infrastructure bus contains the following:

- A 32-bit bus configured for downstream messages for data trace
- · An 8-bit bus for upstream messages (control)

These two buses operate using the MSS AXI clock.

4.1.13.4.4 AXI Monitor 0

AXI Monitor 0 is an analytic module that provides full address and data trace on a selectable single slave interface of the AXI Switch (S1 to S8). This module also provides an 3-bit GPIO control unit to enable the trace of slave port from S1:S8. For example, setting GPIO 0 enables the trace of S1 port on the AXI switch.

4.1.13.4.5 AXI Monitor 1

AXI Monitor 1 is an analytic module that provides full address trace on the AXI4-128 bus between the CPU Core Complex L2 Cache and DDR. AXI Monitor 1 does not provide data trace ability. This component enables the trace of effectiveness of the L2 Cache and DDR response rates.

4.1.13.4.6 Virtual Console

Virtual Console is an analytic module that provides an AXI4 interface to enable communication between the Debug module and the Trace IDE. This peripheral interface enables the software to communicate with the Debug module via the Message Infrastructure Bus sub-block of Trace.

4.1.13.4.7 AXI Communicator

The AXI Communicator module provides an AXI4 interface for the system software to communicate with any analytic module in the Trace block.

4.1.13.4.8 System Memory Buffer (SMB)

System Memory Buffer (SMB) is a communicator module that provides buffering and storing of messages in a region of shared system memory. The SMB connects to the system memory via AXI Switch and to the Message Infrastructure Bus sub-block via input and output message interfaces.

4.1.13.4.9 RISC-V Trace

RISC-V trace module is a processor analytic module that provides instruction trace from a processor core. Optional statistics counters are also available. The five identical RISC-V trace modules support the RISC-V ISA enabling the trace of E51 and four U54 processor cores. These modules support filtering which can be used to specify the attributes to be traced and when to be traced.

4.1.13.4.10 Fabric Trace

Fabric Trace is a status monitoring analytic module that provides a 40 channel logic analyzer required for hardware tracing of the FPGA fabric design concurrently with CPU and AXI trace functions. It also provides an 8-bit GPIO control unit enabling the Trace block to control internal FPGA fabric functions. One of these GPIO connections can be used to control a 2:1 MUX allowing greater than 32 channels to be traced (32 at a time) without reprogramming the PolarFire SoC device.

The following table lists the interfaces ports of Fabric Trace.

Table 4-31, Fabric Trace IO Ports

EIP Connection	MSS Direction	Function
USOC_TRACE_CLOCK_F2M	Input	Clock input to Fabric Trace
USOC_TRACE_VALID_F2M	Input	Valid input to Fabric Trace
USOC_TRACE_DATA_F2M[39:0]	Input	40-bit trace input to Fabric Trace
USOC_CONTROL_DATA_M2F[7:0]	Output	8-bit GPIO to the fabric

4.1.13.5 Functional Examples

This section describes the following functional examples of the Trace block:

- 4.1.13.5.1. Processor Trace
- 4.1.13.5.2. Data Trace on AXI Switch Slave Port
- 4.1.13.5.3. Address and Data Trace on DDR Controller
- 4.1.13.5.4. Fabric Trace

Note: Future versions of SoftConsole will include integrated Trace capabilities, which will enable the user to collect the Trace data. For more information on Trace, see SoftConsole User Guide (to be published).

4.1.13.5.1 Processor Trace


Processor trace involves the following steps:

- 1. Programming the design on the PolarFire SoC device.
- 2. Running the firmware on the required processors (E51 and U54) using SoftConsole.
- 3. Discovering Trace modules using SoftConsole.
- 4. Configuring the required RISC-V trace analytic modules using SoftConsole.
- 5. Running and monitoring the trace data using SoftConsole.

Note: Processor trace data contains the assembly code which must be same as in the debugger's Disassembly view.

The user can configure one or more RISC-V analytic modules for multi-processor trace. The following figure shows the required trace modules and the flow involved in processor trace.

Figure 4-8. Processor Trace



4.1.13.5.2 Data Trace on AXI Switch Slave Port


Data trace on a slave port involves the following steps:

- 1. Programming the design on the PolarFire SoC device.
- 2. Running the firmware to create traffic on S1 slave port using SoftConsole.
- 3. Discovering Trace modules using SoftConsole.
- 4. Configuring the AXI Monitor 0 bus monitor using SoftConsole.
- 5. Running and monitoring the AXI(64) trace data using SoftConsole.

Note: The monitored trace data must match with the data sent/received on S1 slave.

The following figure shows the required trace modules and the flow involved in AXI Switch data trace.

Figure 4-9. AXI Switch Data Trace



Note: The configuration of AXI Monitor 0 involves setting GPIO_0 to enable trace on the S1 port connected to FIC0.

4.1.13.5.3 Address and Data Trace on DDR Controller

The Trace block can be used to monitor the following:

- · Address trace on the AXI 128 bus connected to DDR cached region.
- Data trace on S7 slave (AXI 64) connected to DDR non-cached region.


Address and data trace for DDR controller involves the following steps:

- 1. Programming the design on the PolarFire SoC device.
- 2. Running the firmware to create traffic on S7 (AXI 64) and AXI(128) buses using SoftConsole.
- 3. Discovering the required Trace modules using SoftConsole.
- 4. Configuring the AXI Monitor 0 and AXI Monitor 1 using SoftConsole.
- 5. Running and monitoring the data and address trace data using SoftConsole.

Note: The monitored address trace from AXI Monitor 1 module must match with the addresses used in the firmware. Also, the monitored data trace from AXI Monitor 0 module must match with the data sent or received on S7.

The following figure shows the required trace modules and the flow involved in DDR controller data and address trace.


Figure 4-10. Data and Address Trace



4.1.13.5.4 Fabric Trace

The Trace block can be used to monitor the 40 trace signals from fabric. The following figure shows the required trace modules and the flow involved in fabric trace.

Figure 4-11. Fabric Trace



4.2 AXI Switch

The AXI Switch includes 15 masters, 9 slaves, and QoS. Two slots S5 and S6 are connected to AXI-to-AHB and AHB-to-APB bridges to interface with peripherals. The master and slave interfaces provided by the AXI Switch is listed in the following table.

Table 4-32. Master and Slave Interfaces

Master Port	Master Inputs	Slave Port	Slave Outputs
M1	FIC0-Fabric Master (FM)	S1	FIC0-Fabric Slave (FS)
M2	FIC1-Fabric Master (FM)	S2	FIC1-Fabric Slave (FS)
M3	FIC2-Fabric Master (FM)	S3	FIC3-Fabric Slave (FS)
M4	Crypto Processor	S4	Crypto Processor
M5	GEM0	S5	AHB0
M6	GEM1	S6	AHB1
M7	USB	S7	DDR-Non Cacheable (NC)
M8	eMMC	S8	CPU Core Complex - MMIO
M9	SCB Bridge	S9	Trace Module
M10	CPU Core Complex - D0	_	_
M11	CPU Core Complex - D1	_	_
M12	CPU Core Complex - F0	_	_
M13	CPU Core Complex - F1	_	_
M14	CPU Core Complex - NC	_	_
M15	Trace Module	_	_

4.2.1 AXI Switch Arbitration

The AXI Switch arbitration is configured as listed in the following tables.

Table 4-33. Arbitration of Slave Ports

Slave port	Slave	Arbitration type Write and Read Address	Arbitration type Write Data	Description
0	Default Slave	First come first served	First come first served	This is the default slave that responds to illegal addresses
1-8	Others	QoS Arbiter	Fair Among equals	_
9	Trace Slave	Priority	Priority	_

Table 4-34. Arbitration of Master Ports

Master port	Master	Arbitration type Write and Read Address	Arbitration type Write Data	Description
1-8	Others	Fair among equals	Fair among equals	_
9	SCB/System Controller Master	Priority	Priority	System Controller comes with the highest priority

cont	continued			
Master port	Master	Arbitration type Write and Read Address	Arbitration type Write Data	Description
10-14	Others	Fair among equals	Fair among equals	_
15	Trace Master	Priority	Priority	Trace comes with the highest priority

The following rules are applicable:

- Priority: Highest priority and the lowest number client with the same priority wins.
- First Come First Serve: Clients are granted in the order they request, longer waiting client has the highest priority.
- Fair Among Equals: Two-tier arbitration. First tier is dynamic priority, second tier shares equally between clients of the same highest requesting priority on a cycle-by- cycle basis.

4.2.2 Quality of Service

The AXI switch uses a QoS scheme to control priorities in the switch and the DDR controller. The QoS is a 4-bit value and a higher QoS value represents a higher priority.

Each master generates a QoS as listed in the following table.

Table 4-35. AXI Switch QoS

Port	Master	Master Directly supports QoS (Yes/No)	QoS Source
1	FIC0-FM	Yes	Sourced from fabric
2	FIC1-FM	Yes	Sourced from fabric
3	FIC2-FM	Yes	Sourced from fabric
4	Crypto Processor	No	Set by System register, the value is fixed once set
5	GEM0	Yes	Set by Ethernet MAC
6	GEM1	Yes	Set by Ethernet MAC
7	USB	No	Set by System register, the value is fixed once set
8	MMC	No	Set by System register, the value is fixed once set
9	SCB Bridge	Yes	Set in System Controller SCB interface
10	CPLEX-D0	No	Set by System register, the value is fixed once set
11	CPLEX-D1	No	Set by System register, the value is fixed once set
12	CPLEX-F0	No	Set by System register, the value is fixed once set
13	CPLEX-F1	No	Set by System register, the value is fixed once set
14	CPLEX-NC	No	Set by System register, the value is fixed once set
15	TRACE	Yes	Set by Trace SMB

4.2.3 AXI Atomic Operations

The CPU Core Complex or other masters within the MSS do not generate AXI-Locked or exclusive transactions. The Ax_LOCK signal is not used, except for FIC to FIC transfers.

 Any exclusive transactions generated by the FIC masters are treated as normal transactions and generate an OKAY response. If exclusive access is generated on FICx with FICy as a destination, for compliance the same exclusive access appears on FICy (the Ax_LOCK is asserted).

4.3 Fabric Interface Controllers (FICs)

The MSS includes the following fabric interfaces for interfacing FPGA fabric with the CPU Core Complex:

- Three 64-bit AXI4 FICs:
 - FIC0: For data transfers to/from the fabric. FIC0 is connected as both master and slave (on the AXI Switch).
 - FIC1: For data transfers to/from the fabric and PCIe Controller Hard block in the FPGA. FIC1 is also connected as both master and slave.
 - FIC2: For interfacing with the DDR Controller inside the MSS block. FIC2 provides a slave interface to the MSS, FIC2 must be connected to a master in the fabric.
- One APB 32-bit FIC3 to provide APB interface to the FPGA fabric. FIC3 provides a master interface to the MSS, FIC3 must be connected to a slave in the fabric.
- The AHB 32-bit User Crypto Processor interface is called FIC4.
 For more information about FICs, see 7. Fabric Interface Controller.

4.4 Memory Protection Unit

Random access to memory regions by any non-CPU master can corrupt the memory and the overall system. To avoid random access to memory, the PolarFire SoC MSS includes a built-in Memory Protection Unit (MPU) for each master. The GEM0, GEM1, eMMC, USB, SCB, Crypto Processor, Trace, FIC0, FIC1, and FIC2 master blocks interface with an MPU. The MPU can be used to create access regions in memories for a particular master and define privileges to those access regions. The access regions are created by setting the Physical Memory Protection (PMP) registers inside an MPU. The privileges are also defined by setting particular bits of the PMP registers.

At Reset, access to the MSS is not provided until the access regions of the required MPUs are created. Only the SCB can bypass the MPU protection and access the MSS in System mode. MPUs monitor transactions on the AXI read and write channels and only legal accesses pass through. Illegal transactions are not allowed to pass from MPU to the AXI switch, and the MPU initiates AXI response transaction.

MPUs are connected to the APB bus and accessible from the offset 0x20005000. The address bits [11:8] select the MPU block and bits [7:0] the register within the MPU. The following table lists the MPU, the master block it belongs to, address offset of the MPU, and the number of PMP registers inside that MPU. The number of PMP registers represent the number of access regions that can be created for that master. For example, MPU1 belongs to FIC0 and 16 access regions can be created and privileged using the 16 PMP registers.

Table 4-36. MPU Address Range

MPU	Master Block	Address Offset	No. of PMP Registers
MPU1	FIC0	0x0000	16
MPU2	FIC1	0x0100	16
MPU3	FIC2	0x0200	8
MPU4	User Crypto Processor	0x0300	4
MPU5	Ethernet 0	0x0400	8
MPU6	Ethernet 1	0x0500	8
MPU7	USB	0x0600	4
MPU8	MMC	0x0700	4
MPU9	SCB	0x0800	8
MPU10	TRACE	0x0900	2

continued			
MPU	Master Block	Address Offset	No. of PMP Registers
MPUX	SEG0	0x0d00	NA
MPUX	SEG1	0x0e00	NA

Note: 4.5. Segmentation Blocks (SEG0 and SEG1) are listed in this table because their base address lies in the address space of MPUs, but have a different register map/bit field definition.

4.4.1 PMPCFG Register Map

Each MPU contains 64-bit long PMP configuration registers (PMPCFG) and a STATUS Register as per the following register map.

Table 4-37. PMPCFG Register Map

Offset	Туре	Register
0x00	RWC	PMPCFG0
0x08	RWC	PMPCFG1
0x70	RWC	PMPCFG14
0x78	RWC	PMPCFG15
0x80	RO	STATUS

4.4.2 PMPCFG Bit Fields

The bit fields of the PMPCFG register are defined in the following table.

Table 4-38. PMPCFG Bit Fields Register

PMPCFG	Bits	Default	Description
PMP	35:0	0x1FF	The PMP value, bits 8:0 are hardwired to 9'h1ff forcing a minimum block size of 4K bytes. Note: 38-bit system address is shifted by 2 when loaded in this register, hence 35:0.
Reserved	55:36	0	_
MODE	63:56	0x00	PMP Mode

The bit fields of the MODE register (bits [63:56] of PMPCFG) are defined in the following table.

Table 4-39. MODE Bit Fields

MODE Bit Field	Privilege	Description
63	LOCKED	When set to '1' the configuration cannot be changed until a reset occurs.
62:61	Reserved	_

continued						
MODE Bit Field	Privilege	Description				
60:59	Match	00=OFF 01=TOR				
		10=NA4				
		11=NAPOT				
		Only 00 and 11 are supported, TOR and NAT settings are equivalent to off				
58	Execute Enable	_				
57	Write Enable	_				
56	Read Enable	_				

4.4.3 STATUS Register

When an illegal transaction occurs, MPU performs the following events:

- The AXI transaction to the main AXI switch is suppressed and stored internally. An interrupt is generated to inform the processor that a violation occurred. The processor can ignore this interrupt.
- After the completion of all outstanding AXI transactions queued in the AXI switch, the MPU terminates the illegal transaction by initiating decode error response (DECERR=2'b11) on the read/write response bus. This response is required to maintain the AXI ordering rules. The read and write channels are independent of each other. The 64-bit long status register captures a denied address. Once a failure is captured, subsequent denied accesses are not captured until the register is cleared by the MPU status clear system register. On the APB bus, this 64-bit register is read as two 32-bit values. The bit field definitions of the STATUS Register are given in the following table.

Table 4-40. STATUS Register

Bits	Field	Description
37:0	Address	38-bit failed address
38	Write	0=Read 1=Write
42:39	ID	AXI ID of failure (4-bits)
43	Failed	Indicates Failure occurred, cleared via a system register bit

The MPU9 block, between the SCB and the AXI Switch, is configured so that AXI transaction with ID=1 bypass the MPU protection. The SCB only initiates AXI=1 ID messages when the SCB bus request is a system request (non-user) indicating that the AXI command was initiated by the secure System Controller firmware and must be given access.

4.5 Segmentation Blocks

The MSS includes two Segmentation blocks (SEG0 and SEG1) to enable the allocation of cached, non-cached, and trace regions in the DDR memory. This allocation depends on the amount of DDR memory physically connected. To point at a base address in the DDR memory, an address offset is added or subtracted from the DDR address provided by the CPU Core Complex. The AXI bus simply passes through the segmentation block, and the address is modified.

SEG0 and SEG1 are grouped into the address range of the MPU blocks (Table 4-36). SEG0 and SEG1 blocks have eight 32-bit segmentation registers. Five registers in SEG0 are reserved and three registers in SEG1 are reserved. The APB interface is used to access these segmentation registers. The following table lists the register map of SEG0 and SEG1.

Table 4-41. Segmentation Register Description

Register	Function	SEG0	SEG1
0	Cached access at 0x00_8000_0000	Configurable	Reserved
1	Cached access at 0x10_0000_0000	Configurable	Reserved
2	Non-Cached access at 0x00_c000_0000	Reserved	Configurable
3	Non-Cached access at 0x14_0000_000	Reserved	Configurable
4	Non-Cached WCB access at 0x00_d000_0000	Reserved	Configurable
5	Non-Cached WCB access at 0x18_0000_000	Reserved	Configurable
6	Trace access	Reserved	Configurable
7	DDRC Blocker Control (Table 4-43)	Configurable	Reserved

The register format of SEG0 and SEG1 is same and the bit fields are described in the following table.

Table 4-42. SEG0 and SEG1 Bit Field Definitions

Bit Fields	Function	Description
31	LOCKED	When set to '1' the configuration cannot be changed until a Reset occurs
[30:15]	Reserved	_
[14:0]	Address Offset	This field is used to set the offset that is added to address bits [37:24] to convert the CPU Core Complex address to DDR base address. Value is two's complement allowing the value to be decremented.

The following table describes the DDRC Blocker Control register.

Table 4-43. DDRC Blocker Control Register

SEG0 Reg	Bit	Туре	Field	Description
7 (0x1c)	0	RW	UNBLOCK	It is cleared at Reset. When set to '1', disables the blocker function allowing the L2 cache controller to access the MSS DDR Controller. Once written to '1' the register cannot be written to 0, only an MSS Reset will clear the register

4.6 AXI-to-AHB

The MSS supports AHB peripherals (QSPI, USB, eNVM, IOSCB) via Slave slot 5 (S5) of the AXI Switch, S5 is converted to AHB-Lite. S6 is also converted to AHB-Lite. These AHB buses are connected to a 5:1 AHB multiplexer to allow connection to the five AHB slaves in the system. The AHB clock is synchronous to the AXI clock, but the AHB clock is /2, /4, or /8 of the AXI clock. The MSS supports APB peripherals (CAN, MMUART, SPI, and I2C) and APB slaves.

Note: The AHB clock required for driving eNVM, must be greater than or equal to 1 MHz.

The following table lists the AHB address range.

Table 4-44. AHB Slots and Address Map

Slot	Device	Address Range	AXI Switch Interface
0	APB Slaves	0x20000000-0x201FFFFF 0x28000000 to 0x281FFFFF	AXI-D0 (AHB0) AXI-D1 (AHB1)
1	QSPI	0x21000000-0x21FFFFFF	AXI-D0 (AHB0)
2	eNVM	0x20200000-0x20200FFF (C-Space) 0x20220000-0x2023FFFF (Data)	AXI-D0 (AHB0)
3	IOSCB	0x30000000-0x3FFFFFF	AXI-D0 (AHB0)
4	USB	0x20201000-0x20201FFF	AXI-D0 (AHB0)

4.7 AHB-to-APB

The MSS supports APB peripherals (CAN, MMUART, SPI, I2C) and configuration interfaces to other blocks (DDRC, AXI-SWITCH, ETHERNET) via the AHB-Lite bus generated from S5 of the AXI Switch, S5 is converted to APB using an AHB-to-APB bridge. The APB clock is synchronous (identical) to the AHB clock, and consequently to the AXI clock.

By default, the AHB-to-APB bridge operates in the non-posted Write mode, so the APB write cycle must complete (PREADY asserted) before HREADY is generated. In this mode, a slow responding APB device stalls the AHB bus and therefore, the AXI buses.

The System register bit SR_AHBAPB_CR.APBx_POSTED can be used to switch the AHB-to-APB bridge to the posted Write mode. In this mode, the AHB-to-APB bridge asserts the HREADY before the APB write cycle completes. This allows the CPU to move on before the slow peripheral completes the write. In the posted Write mode, CPU may start the next operation before the actual write completes leading to unexpected results. The APB slots and its address map is listed in the following table.

Table 4-45. APB Slots and Address Map

From	То	Function	MSS Bus Slot		Dual AHB	Size (KB)	
20000000	20000FFF	MMUART0	5	0	0	Yes	4
20001000	20001FFF	WDOG0	5	0	1	Yes	4
20002000	20002FFF	SYSREG-PRIV	5	0	2	No	4
20003000	20003FFF	SYSREG-SCB	5	0	3	No	4
20004000	20004FFF	AXISW-CFG	5	0	4	No	4
20005000	20005FFF	MPUCFG	5	0	5	No	4
20006000	20006FFF	FMETER	5	0	6	No	4
20007000	20007FFF	DFI-CFG	5	0	7	No	4
20008000	20009FFF	MMC-CFG	5	0	8	No	8
20080000	200FFFFF	DDRC-CFG	5	0	9	No	512
20100000	20100FFF	MMUART1	5	0	10	Yes	4
20101000	20101FFF	WDOG1	5	0	11	Yes	4
20102000	20102FFF	MMUART2	5	0	12	Yes	4
20103000	20103FFF	WDOG2	5	0	13	Yes	4
20104000	20104FFF	MMUART3	5	0	14	Yes	4

continued	continued						
From	То	Function	MSS Bus Slot			Dual AHB	Size (KB)
20105000	20105FFF	WDOG3	5	0	15	Yes	4
20106000	20106FFF	MMUART4	5	0	16	Yes	4
20107000	20107FFF	WDOG4	5	0	17	Yes	4
20108000	20108FFF	SPI0	5	0	18	Yes	4
20109000	20109FFF	SPI1	5	0	19	Yes	4
2010A000	2010AFFF	I2C0	5	0	20	Yes	4
2010B000	2010BFFF	I2C1	5	0	21	Yes	4
2010C000	2010CFFF	CAN0	5	0	22	Yes	4
2010D000	2010DFFF	CAN1	5	0	23	Yes	4
20110000	20111FFF	MAC0-CFG	5	0	24	Yes	8
20112000	20113FFF	MAC1-CFG	5	0	25	Yes	8
20120000	20120FFF	GPIO0	5	0	26	Yes	4
20121000	20121FFF	GPIO1	5	0	27	Yes	4
20122000	20122FFF	GPIO2	5	0	28	Yes	4
20124000	20124FFF	MSRTC	5	0	29	Yes	4
20125000	20125FFF	MSTIMER	5	0	30	Yes	4
20126000	20126FFF	M2FINT	5	0	31	Yes	4

4.8 Asymmetric Multi-Processing (AMP) APB Bus

All APB peripherals are connected to S5 slave port of the AXI Switch using the AXI-to-AHB and AHB-to-APB bridges as shown in Figure 3-1. Multiple processor cores and fabric interfaces arbitrate for access to the APB slaves resulting in a variable access latency based on system activity. This may cause system issues when the CPU Core Complex operates in the AMP mode with two separate operating systems running on different processor cores.

The AMP APB bus system is used to connect to the S6 slave port of the AXI Switch using system addresses 0x2800_0000-0x2FFF_FFFF (Figure 3-1). Each APB peripheral can be configured at device start-up to be connected to the main APB bus (0x2000_0000-0x203F_FFFF) or to the secondary AMP APB bus (0x2800_0000-0x2FFF_FFFF). For more information about the default base addresses and alternate base addresses of peripherals, see 11. MSS Memory Map. This allows two independent access systems from the CPU Core Complex to peripherals. Devices specified as DUAL in Table 4-45 may be mapped to the AMP APB bus structure.

In normal system operation, per-processor PMP blocks must be programmed to allow only the appropriate processor regions to which the APB peripherals are mapped. If the PMP blocks are incorrectly configured and a device is accessed in the wrong region then the hardware will generate a PSLVERR response which is reported to the processor core as an AXI response error.

4.9 MSS I/Os

There are 38 general purpose I/O pads called as MSS I/Os, to support the peripherals listed in Table 2-1. System registers select the signals connected to the I/O pads. The MSS I/Os are in addition to the SGMII I/O for the Ethernet MACs, two I/Os for an external reference clock source, and DDR I/Os. All of these I/Os and MSS I/Os are bonded out to pins in all PolarFire SoC packages. The MSS I/Os can be configured as the I/Os of any of the following MSS peripherals:

- eMMC/SD/SDIO
- USB
- QSPI-XIP
- Two CAN
- · Five UARTs
- Two SPI
- Two I2C
- MSS GPIO

Due to the limited number of MSS I/Os, only certain combinations of these peripherals are simultaneously available. The USB, eMMC, and SD/SDIO are fixed peripherals, they are only mapped to one possible set of MSS I/O and cannot connect to the fabric I/O. The other peripherals are mapped to multiple MSS I/Os, via an I/O MUX block (see Figure 3-1). The peripherals that do not have a connection available to MSS I/Os in a given configuration, can be connected to fabric I/Os via the I/O MUX to fabric.

There are two voltage banks within the MSSIO. This allows for interfacing to different voltage standard components external to the device.

4.10 User Crypto Processor

For more information, see PolarFire FPGA and PolarFire SoC FPGA Security User Guide.

4.11 MSS DDR Memory Controller

The PolarFire SoC MSS includes a hardened DDR controller to address the memory solution requirements for a wide range of applications with varying power consumption and efficiency levels. The DDR controller along with other blocks external to MSS form the MSS DDR subsystem that can be configured to support DDR3, DDR4, LPDDR3, and LPDDR4 memory devices.


4.11.1 Block Diagram

The MSS DDR subsystem consists of the following hard blocks:

- DDR controller
- · Training logic
- I/O lane
- · Phase-Locked Loop (PLL)

The following figure shows the memory interface solution that can be created using the MSS DDR controller.

Figure 4-12. MSS DDR Subsystem



The following points summarize the data flow:

- 1. The E51 monitor core initializes the DDR controller.
- 2. The DDR subsystem accepts read and write commands from the following masters:
 - CPU Core Complex: Processor cores can access the DDR controller using the 128-bit AXI4 interface via the Seg0 segmentation block.
 - Fabric Master: Fabric masters can access the DDR controller using the 64-bit AXI4 interface via the Seg1 segmentation block through the S7 slave port of the AXI Switch.

For more information about the CPU Core Complex and the AXI Switch memory map, see PolarFire SoC Device Register Map.

The MSS DDR controller issues these commands to the DDR PHY, which sends and receives data to/from the DDR SDRAM via the MSS DDR BANK 6 I/Os.

The MSS DDR subsystem is configured using the standalone MSS Configurator. The standalone MSS Configurator includes the required DDR configuration tabs that enable manual configuration of topology, memory initialization, and timing parameters. For more information about configuring the MSS DDR subsystem, see PolarFire SoC Standalone MSS Configurator User Guide.

Note: The PHY and the DFI interface logic is external to the MSS within the MSS DDR I/O system.

4.11.2 Features

The following table lists the MSS DDR controller features.

Table 4-46. MSS DDR Controller Features

Feature	Description
Supported Devices	DDR3, DDR4, LPDDR3, and LPDDR4.
ECC	Currently, ECC is supported for DDR3 and DDR4.
Memory Initialization	Automatic Memory initialization by the E51 monitor core.
PHY	DFI 4.0 compliant PHY.
Interfaces	AXI 128-bit interface for processor cores in the CPU Core Complex. AXI 64-bit interface from the AXI Switch via Fabric Interface Controller (FIC0) for masters in the fabric.
Periodic Functions	Automatic refresh and ZQ calibration functions.

continued	
Feature	Description
Operational Modes	Single read/write and multi-burst capability.
	Half-Rate Controller Frequency mode.
	Additive Latency modes (0, CL-1, CL-2).
	Two cycle timing (2T) timing on the SDRAM address and control signals.
Supported Configurations	16/32 data I/Os (18/36 data I/Os with ECC). See 4.11.4. Supported Configurations.
Supported Device Packages	Single and Dual Rank Components
	Dual Die Components
	Single and Dual Rank DIMMs

4.11.3 Performance

The following table lists the DDR standard speeds (Mb/s). For more information, see PolarFire SoC FPGA Advance Datasheet.

Table 4-47. Performance

Memory	Speed (Mbps)
DDR3/DDR3L and LPDDR3	1333
DDR4 and LPDDR4	1600

4.11.4 Supported Configurations

The following table lists the supported memory configurations per DDR I/O lane for 16-bit and 32-bit data widths with and without ECC. Data lanes 0 to 3 each contain 8 data bits and lane 4 contains 2 or 4 ECC bits when ECC is enabled.

Table 4-48. DDR Memory Lane Support

Memory Configuration	No. of Data/ECC I/Os	Lane 0 (Data)	Lane 1 (Data)	Lane 2 (Data)	Lane 3 (Data)	Lane 4 (ECC)
5x DDRx8 with ECC	36	DDRx8	DDRx8	DDRx8	DDRx8	DDRx8 (4 used)
4x DDRx8 no ECC	32	DDRx8	DDRx8	DDRx8	DDRx8	Not used
3x DDRx16 with ECC	36	DDRx16		DDRx16		DDRx16 (4 used)
2x DDRx16 no ECC	32	DDF	Rx16	DDF	Rx16	not used
3x DDRx16 with ECC	18	DDRx8	DDRx8			DDRx8 (2 used)
2x DDRx16 no ECC	16	DDRx8	DDRx8	not used	not used	not used
1x DDRx16 with ECC	18	DDRx16		not used	not used	DDRx16 (2 used)
1x DDRx16 no ECC	16	DDRx16				not used
1x DDRx32 no ECC	32	DDRx32				not used

Note: ECC is supported only for DDR3 and DDR4.

Note: Lane 4 is only 4-bits wide, the upper data bits on the DDR memory are not connected.

Each data lane can be connected to a single DDR memory component or DIMM. A dual-die device is supported for a component. The maximum supported number of memory address lines is 18 plus two chip-enable signals (dual rank) giving a maximum memory capacity (ignoring ECC) of 8 GB.

4.11.4.1 Supported DDR4 Memories

The following table lists the DDR4 memories supported (not including ECC).

Table 4-49. Supported DDR4 Configurations

DDR4 Memory	Max Devices	Max Size (x32 Data)
8Gb: 1024Mx8	4	4 GB
8Gb: 512Mx16	2	2 GB
16Gb: 2x1024Mx8 twin die	4	8 GB
16Gb: 2x512Mx16 twin die	2	4 GB
16Gb: 2048Mx8	4	16 GB

Note: For DDR4, Dual Rank is supported to double the number of devices and maximum memory size for single die.

4.11.4.2 Supported DDR3 Memories

The following table lists the DDR3 memories supported (not including ECC).

Table 4-50. Supported DDR3 Configurations


DDR3 Memory		Max Size (x32 Data)
8Gb: 1024Mx8	4	4 GB
8Gb: 512Mx16	2	2 GB

Note: For DDR3, Dual Rank is supported to double the number of devices and maximum memory size for single die.

4.11.4.3 Supported LPDDR4 Memories

PolarFire SoC devices support LPDDR4 in single channel, single rank configurations. Single channel devices are supported in configurations up to x32 DQ width. Dual channel devices are supported up to x16 with DQ lanes connected in parallel (x32 DQ width) and CA buses shared across both channels as shown in the following figure.


Figure 4-13. LPDDR4 Single Rank x32



4.11.4.4 Supported LPDDR3 Memories

PolarFire SoC devices support LPDDR3 in single channel, single rank configurations. Single channel devices are supported in configurations up to x32 DQ width. Dual channel devices can be supported up to x16 with DQ lanes connected in parallel (x32 DQ width) and CA buses shared across both channels as shown in the following figure.

Figure 4-14. LPDDR3 Single Rank x32




4.11.5 Functional Description

The MSS DDR Controller IP provides a high-performance interface to DDR3, DDR4, LPDDR3, and LPDDR4 SDRAM devices. The MSS DDR Controller accepts read and write requests via the AXI interfaces, and translates these requests to the command sequences required by DDR SDRAM devices. The MSS DDR Controller performs automatic initialization, refresh, and ZQ-calibration functions.

The following figure shows the functional blocks of the MSS DDR Controller.

Figure 4-15. MSS DDR Controller



4.11.5.1 Multi-Burst

The controller includes the multi-burst functionality to issue requests with a memory burst size. The multi-burst functional block also handles requests with starting addresses not aligned to a burst boundary, and breaks those addresses as necessary to avoid wrapped data access.

4.11.5.2 Queue Control

The Controller includes a Queue Control block that accepts new requests at every clock cycle until the queue is full. This enables the controller to look ahead into the queue to perform activates and precharges before the upcoming read/write requests. This queue-based user interface optimizes throughput and efficiency.

4.11.5.3 Bank Management

The controller includes bank management module(s) to monitor the status of each DDR SDRAM bank. Banks are opened/closed only when necessary, minimizing access delays. Up to 64 banks can be managed at one time. Read/write requests are issued with minimal idle time between commands, typically limited only by the DDR timing specifications. This results in minimal between requests, enabling up to 100% memory throughput for sequential accesses (not including refresh and ZQ-calibration commands).

4.11.5.4 Frequency Mode

The MSS DDR Controller can be configured such that the user interface operates at half the rate at which the SDRAM devices are clocked. In half-rate mode, the data interface (RDATA, WDATA) is four times the width of the physical DQ pins.

4.11.5.5 ECC

ECC is supported only for DDR3 and DDR4. When ECC is enabled, the DDR controller computes a 4-bit ECC for every 32-bit data to support SECDED. A write operation computes and stores an ECC along with the data, and a read operation reads and checks the data against the stored ECC. Therefore, when ECC is enabled, single or double-bit errors may be received when reading uninitialized memory locations. To prevent this, all memory locations must be written to before being read. ECC can be enabled using the Standalone MSS Configurator -> DDR Memory -> DDR Topology tab.

4.11.5.6 Address Mapping

The AXI interface address is mapped based on the type of the Address Ordering selected during the DDR Configuration. The address ordering can be selected using the Standalone MSS Configurator -> DDR Memory -> Controller Options tab. For example, if Chip-Row-Bank-Col is selected, and if a row address width and column address width is configured for 13 and 11, the AXI address is mapped as shown in the following table.

Table 4-51. AXI Address Mapping

AXI Address	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Column Address																				C10	C9	C8	C7	C6	C5	C4	C3	C2	C1	C0	
Bank Address																	BA2	BA1	BA0												
Row Address				R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0															

4.11.5.7 DDR PHY

The DDR PHY is included in the MSS DDR I/O Bank 6, which consists of I/O lanes and the training logic. The integrated PHY provides a physical interface to DDR3, DDR4, LPDDR3, and LPDDR4 SDRAM devices. It receives commands from the DDR controller and generates the DDR memory signals required to access the external DDR memory. The training logic manages DFI 4.0 training requests between the I/O lane and the DDR controller.

4.11.5.8 Clocking Structure

The DDR PLL, external to the MSS, generates the required clocks for the MSS DDR Controller and the DDR PHY. These clocks are distributed throughout the subsystem using HS_IO_CLK routes, dedicated pads, and fabric clock routing. The DDR PLL sources the reference frequency from an off-chip 100/125 MHz oscillator.

The PLL generates the following clocks:

- DDR PHY Clock (800 MHz maximum)— This clock is routed to the PHY for clocking the DDR memory device.
- · HS IO CLK— This clock routed to DDR I/O lanes and the training logic
- HS_IO_CLK_270— HS_IO_CLK phase shifted by 270. This clock is also routed to I/O lanes and the training logic
- SYS_CLK— This clock is routed to the DDR controller, training logic, and user logic in the fabric.
 The HS_IO_CLK and REF_CLK clocks are generated with the same frequency and phase. The REF_CLK to SYS_CLK ratio is 4:1.

4.11.5.9 Initialization Sequence

The following steps summarize the initialization sequence of the MSS DDR Controller:

The asynchronous SYS_RESET_N and PLL_LOCK signals are de-asserted.

The E51 monitor core initializes the MSS DDR Subsystem.


The MSS_RESET_N_M2F signal is asserted to indicate that initialization is completed. This signal can be monitored from the fabric.

4.11.6 MSS DDR Subsystem Ports

MSS DDR Controller ports (or signals) are available on the PFSOC_MSS SgCore IP. These ports are exposed only when the DDR options are configured in the standalone MSS Configurator. The MSS DDR subsystem ports are categorized into the following groups:

- 4.11.6.1. Generic Signals—Required for MSS and DDR input clock sources, asserting MSS reset, CPU and DDR PLL lock assertion.
- 4.11.6.2. SDRAM Interface Signals—Required for connecting to the DDR SDRAM.

Figure 4-16. MSS DDR Subsystem Ports



Note: The AXI interface is exposed when FICs are enabled in the standalone MSS Configurator.

4.11.6.1 Generic Signals

The following table lists the generic signals of the MSS DDR Subsystem.

Table 4-52. Generic Signals

Signal Name	Direction	Description
REF_CLK REF_CLK_N	Input	Input PADs for reference clock source. The PADs can be connected to a 100/125 MHz off-chip oscillator.
MSS_SYS_RESET_N_F2M	Input	Active-low asynchronous MSS reset. MSS_SYS_RESET_N_F2M must be connected to the DEVICE_INIT_DONE signal of the PFSOC_INIT_MONITOR IP.
REFCLK_0_PLL_NW (optional)	Input	Reference clock to the MSS/ DDR PLL.
MSS_RESET_N_M2F	Output	Active-low MSS Reset signal for the fabric logic.
PLL_CPU_LOCK_M2F	Output	Lock signal to indicate that the MSS PLL is locked on to the reference clock.
PLL_DDR_LOCK_M2F	Output	Lock signal to indicate that the DDR PLL is locked on to the reference clock.

4.11.6.2 SDRAM Interface Signals

The following table lists the SDRAM interface signals.

Table 4-53. SDRAM Interface Signals

Signal Name	Direction	Description
CK	Output	Positive signal of differential clock pair forwarded to SDRAM.
CK_N	Output	Negative signal of differential clock pair forwarded to SDRAM.
RESET_N	Output	SDRAM reset. Supported only for DDR3 and DDR4.
A[15:0]	Output	Address bus. Sampled during the active, precharge, read, and write commands. Also provides the mode register value during MRS commands. Bus width for LPDDR3 is 10 bits, DDR3 is 16 bits, and DDR4 is 14 bits.

continued		
Signal Name	Direction	Description
BA[2:0]	Output	Bank address. Sampled during active, precharge, read, and write commands to determine which bank the command is to be applied to. Supported only for DDR3 and DDR4. For DDR4, bus width is 2 bits. For DDR3, bus width is 3 bits.
BG[1:0]	Output	DDR bank group address for DDR4 only.
CS_N	Output	SDRAM Chip Select (CS).
CKE	Output	SDRAM clock enable. Held low during initialization to ensure SDRAM DQ and DQS outputs are in the hi-Z state.
RAS_N	Output	SDRAM row address strobe command. Supported only for DDR3 and DDR4.
CAS_N	Output	SDRAM column access strobe command. Supported only for DDR3 and DDR4.
WE_N	Output	SDRAM write enable command. Supported only for DDR3 and DDR4.
ODT	Output	On-die termination control. ODT is asserted during reads and writes according to the ODT activation settings in the standalone MSS Configurator.
PAR	Output	Command and address parity output. Supported only for DDR4.
ALERT_N	Input	Alert signaling command/address parity or write CRC error. Supported only for DDR4.
DQ	Bidirectional	SDRAM data bus. Supports 16-bit and 32-bit DDR SDRAM data buses.
DM/DM_N	Output	Write data mask. DM for DDR3/LPDDR3 and DM_N for DDR4.
DQS	Bidirectional	Strobes data into the SDRAM devices during writes and into the DDR subsystem during reads.
DQS_N	Bidirectional	Complimentary DQS.
SHIELD	Output	Pads must be connected to ground. They are placed between the data lanes for improving signal integrity.

4.11.7 Functional Timing Diagrams

To be updated.

4.11.8 Implementation

For more information about DDR implementation in the PolarFire SoC FPGA design, see PolarFire SoC Standalone MSS Configurator User Guide.

4.11.9 Functional Examples


Masters from the MSS and fabric can access the DDR memory using the MSS DDR Subsystem. The following functional examples describe these scenarios.

- 4.11.9.1. Accessing DDR Memory from the MSS
- 4.11.9.2. Accessing DDR Memory from Fabric

4.11.9.1 Accessing DDR Memory from the MSS

Processor cores access DDR memory using the MSS DDR Subsystem via Seg0 (Segmentation block) as shown in the following figure.

Figure 4-17. Functional Example - 1




For the overall PolarFire SoC MSS memory map which covers the memory map of the CPU Core Complex, L2 Cache, Seg0 Segmentation block, and the MSS DDR Controller, see 11. MSS Memory Map.

4.11.9.2 Accessing DDR Memory from Fabric

AXI4 masters implemented in the fabric access the DDR memory through FIC0 (Fabric Interface Controller), the AXI Switch, and the MSS DDR Subsystem, as shown in the following figure.

Figure 4-18. Functional Example - 2



For the overall PolarFire SoC MSS memory map which covers the memory map of FIC0, CPU Core Complex, AXI Switch, and Seg1 segmentation block, and the MSS DDR Controller (cached and uncached), see 11. MSS Memory Map.

4.12 Peripherals

The MSS includes the following peripherals:

- 4.12.3. CAN Controller (x2)
- 4.12.4. eNVM Controller
- 4.12.14. eMMC SD/SDIO
- 4.12.5. Quad SPI with XIP
- 4.12.6. MMUART (x5)
- 4.12.7. SPI Controller (x2)
- 4.12.8. I2C (x2)
- 4.12.9. GPIO (x3)


- 4.12.10. Real-time Counter (RTC)
- 4.12.11. Timer
- 4.12.12. Watchdog (x5)
- 4.12.13. Universal Serial Bus OTG Controller (USB)
- 4.12.15. FRQ Meter
- 4.12.16. M2F Interrupt Controller
- Gigabit Ethernet MAC (GEM x2)

Note: All these MSS peripherals are Reset using the SOFT_RESET_CR system register. The register description of SOFT_RESET_CR is available under PFSOC MSS TOP SYSREG in the PolarFire SoC Device Register Map.

This section describes features and functional description of the above peripherals. For more information about configuring the above peripherals, see Standalone PolarFire SoC MSS Configurator User Guide.

The following figure shows the MSS peripherals.

Figure 4-19. Peripherals Block Diagram



4.12.1 Memory Map

The PolarFire SoC MSS peripheral memory map is described in PolarFire SoC Device Register Map. Follow these steps:

- 1. Download and unzip the register map folder.
- 2. Using any browser, open the pfsoc_regmap.htm file from <\$download_folder>\Register Map\PF SoC RegMap Vx x.
- 3. Select MMUARTO LO (for example) to see the subsequent register descriptions and details.
- 4. Similarly, select other peripheral to see its subsequent register descriptions and details.

4.12.2 PolarFire SoC Gigabit Ethernet MAC

The PolarFire SoC MSS contains two hardened Gigabit Ethernet MAC IP blocks—GEM_0 and GEM_1— to enable Ethernet solutions over copper or optical cabling.

GEM_0 and GEM_1 are functionally identical, hence, GEM_0 and GEM_1 are referred as GEM throughout the document.

GEM supports 10 Mb/s, 100 Mb/s, and 1000 Mb/s (1 Gb/s) speeds. GEM provides a complete range of solutions for implementing IEEE 802.3 standard-compliant Ethernet interfaces for chip-to-chip, board-to-board, and backplane interconnects.

4.12.2.1 Features

GEM supports the following features.

- IEEE 802.3 compliant
- · IEEE 802.1Q TSN features:
 - IEEE 802.1AS
 - IEEE 802.1Qav
 - IEEE 802.1Qbv
 - IEEE 802.1CB frame redundancy and elimination
 - IEEE 802.1Qci receive (ingress) traffic policing
 - IEEE 802.3br frame preemption (or interspersing express traffic)
 - IEEE 802.1Qbb priority-based flow control
 - IEEE 802.1Q VLAN tagging with recognition of incoming VLAN and priority tagged frames
- DMA support
- TCP/IP offloading capability
- Integrated 1000 BASE-X PCS for SGMII-based applications
- Programmable jumbo frames up to 10,240 bytes
- · Frame Filtering
- Full and half duplex modes at 10/100M and full duplex at 1 Gbps interface speeds for MII. GMII. and SGMII.
- · Wake-on LAN support

4.12.2.2 Overview

GEM is accessed by the CPU Core Complex through the AXI Switch using the following interfaces:

- · AXI interface—used for data transfers
- APB interface—used for configuration purpose

GEM can be configured for SGMII or MII/GMII. The MII/GMII is only connected to the FPGA fabric. The PCS sub-block performs the 8b/10b operation for SGMII. SGMII is connected to the I/O BANK 5. Management Data Input/Output (MDIO) interface signals can be routed either from the FPGA fabric or from a dedicated MSSIO. The external PHY registers are configured using management interface (MDIO) of the GEM.

The following figure shows a high-level block diagram of GEM blocks.




Figure 4-20. High-Level Block Diagram

4.12.2.3 Clocking

GEM requires the following clocks:

- tsu_clk: Clock frequency ranges from 5 MHz to 400 MHz for the timestamp unit. Timestamp accuracy improves
 with higher frequencies. To support single step timestamping, tsu_clk frequency must be greater than 1/8th the
 frequency of tx_clk or rx_clk.
- tx_clk: Clock frequency ranges are: 1.25 MHz, 2.5 MHz, 12.5 MHz, and 125 MHz for MAC transmit clock used by the MAC transmit block. In the 10/100 GMII mode, tx_clk runs at either 2.5 MHz or 25 MHz as determined by the external PHY MII clock input. When using Gigabit mode, the transmit clock must be sourced from a 125 MHz reference clock. Depending on the system architecture, this reference clock may be sourced from an on-chip clock multiplier, generated directly from an off-chip oscillator, or taken from the PHY rx_clk. In the SGMII mode, this clock is sourced from the gtx_clk.
- gtx_clk: 125 MHz PCS transmit clock. In SGMII application, this is recovered from input data and needs to be balanced with the tx_clk.
- rx_clk: Clock frequency ranges are: 1.25 MHz, 2.5 MHz, 12.5 MHz, 25 MHz, 62.5 MHz, and
 125 MHz. This clock is used by the MAC receive synchronization blocks. In the 10/100 and Gigabit mode using
 the GMII/MII interface, this clock is sourced from the rx_clk input of the external PHY and can be either 2.5 MHz,
 25 MHz, or 125 MHz.

The following table lists the required frequencies of the transmit clock.

Table 4-54. Transmit Clock Frequencies

MAC Speed Mode (Mbps)	gtx_clk (MHz)		tx_clk (MHz)	
	SGMII	GMII	SGMII	MII
10	125	N/A	1.25	2.5
100	125	N/A	12.5	25
1000	125	125	125	125

The following table lists the required frequencies of the receive clock.

Table 4-55. Receive Clock Frequencies

MAC Speed Mode (Mbps)	pcs_rx_clk (MHz)		rx_clk (MHz)	
	SGMII	GMII/MII	SGMII	GMII/MII
10	125	N/A	1.25	2.5
100	125	N/A	12.5	25
1000	125	N/A	62.5	125

For more information about GEM Clocking, see PolarFire FPGA and PolarFire SoC FPGA Clocking Resources User Guide.

4.12.2.4 Functional Description

GEM includes the following functional blocks:

- Integrated 1000BASE-X Physical Coding Sublayer (PCS) for encoding and decoding the data and for Auto Negotiation (AN)
- Time Stamping Unit (TSU) for timer operations
- TSN block to support Timing Sensitive Networking (TSN) features
- · High-speed AXI DMA block to transfer data to and from the processor
- · Filter block filters out the received frames




Figure 4-21. Functional Block Diagram

4.12.2.4.1 MAC Transmitter

The MAC transmitter block retrieves data from the memory using DMA controller, which is connected through the AXI interface. DMA reads the data from memory using the AXI master interface and stores it to the TX packet buffer. Then, the MAC transmitter block retrieves the data from the TX packet buffer and adds preamble and, if necessary, pad and Frame Check Sequence (FCS). The data is transmitted using configured data interface such as MII, GMII, or SGMII.

Both half-duplex and full-duplex Ethernet modes of operation are supported. When operating in Half-Duplex mode, the MAC transmitter block generates data according to the Carrier Sense Multiple Access with Collision Detect (CSMA/CD) protocol. The start of transmission is deferred if Carrier Sense (CS) is active. If collision (col) becomes active during transmission, a jam sequence is asserted, and the transmission is re-tried after a random back off. The CS and col signals have no effect in Full-Duplex mode.

According to the IEEE 802.3 standards, an Ethernet MAC must allow a minimum amount of time before another packet is sent. This pause time between packets is known as Inter-Packet Gap (IPG). The purpose of the IPG is to allow enough time for the receiver to recover the clock and to perform cleanup operations. During this period, IDLE packets will be transmitted. The standard minimum IPG for transmission is 96 bit times. Using GEM, the IPG may be stretched beyond 96 bits depending on the length of the previously transmitted frame. The IPG stretch only works in the Full-Duplex mode.

4.12.2.4.2 MAC Receiver

MAC receiver block receives data using MII, GMII, or SGMII interface and stores the data in the RX packet buffer. Using RX DMA controller, data from the RX packet buffer is read and transferred to the memory using AXI interface.

The MAC receive block checks for valid preamble, FCS, alignment, and length, and presents received frames to the MAC address checking block. Firmware can configure GEM to receive jumbo frames up to 10,240 bytes.

The address checker identifies the following:

- · Four source or destination specific 48-bit addresses
- · Four different types of ID values
- · A 64-bit hash register for matching multi-cast and unicast addresses as required.
- · Broadcast address of all ones, copy all frames and act on external address matching signals.
- Supports offloading of IP, TCP, and UDP checksum calculations (both IPv4 and IPv6 packet types are supported) and can automatically discard frames with a bad checksum. As the MAC supports TSN features, it identifies 802.1CB streams and automatically eliminates duplicate frames. Statistics are provided to report counts of rogue and out-of-order frames, latent errors, and the timer reset events.
- · Broadcast address of all ones, copy all frames and act on external address matching signals.

During frame reception, if the frame is too long, a bad frame indication is sent to the DMA controller and the receiver logic does not store that frame in the internal DMA buffer. At the end of frame reception, the receive block indicates to the DMA block whether the frame is good or bad. The DMA block recovers the current receive buffer if the frame is bad.

4.12.2.4.3 Register Interface

Control registers drive the MDIO interface, set up DMA activity, start frame transmission, and select modes of operation such as Full-Duplex, Half-Duplex, and 10/100/1000 Mbps operation. The register interface is through APB interface, which connects to the core complex subsystem.

The Statistics register block contains registers for counting various types of an event associated with transmit and receive operations. These registers, along with the status words stored in the receive buffer list, enable the software to generate Network Management Statistics registers.

4.12.2.4.4 AXI DMA

The built-in DMA controller is attached to the MAC buffer memories to provide a scatter-gather type capability for packet data storage.

DMA uses the AXI interface for data transfer and uses the APB interface for configuration and monitoring DMA descriptors. DMA uses separate transmit and receive buffers as memories to store the frames to be transmitted or received. It uses separate transmit and receive lists of buffer descriptors, with each descriptor describing a buffer area in the memory. This allows the Ethernet packets to be broken and scattered around the system memory.

TX DMA is responsible for the transmit operations and RX DMA is responsible for the receive operations. TX DMA reads the data from memory, which is connected through the AXI interface and stores data to the transmit packet buffers. RX DMA fetches the data from the receive packet buffers and transfers it to the application memory.

Receive buffer depth is programmable within the range of 64 bytes to 16,320 bytes. The start location for each receive buffer is stored in the memory in a list of receive buffer descriptors, at an address location pointed by the receive buffer queue pointer. The base address for the receive buffer queue pointer is configured using the DMA registers.

Transmit frames can be in the range of 14 bytes to 10,240 bytes long. As a result, it is possible to transmit jumbo frames. The start location for each transmit buffer is stored in a list of transmit buffer descriptors at a location pointed by the transmit buffer queue pointer. The base address for this queue pointer is configured using the DMA registers.

Following are the features of DMA Controller:

- · 64-bit data bus width support
- · 64-bit address bus width support
- Support up to 16 outstanding AXI transactions. These transactions can cross multiple frame transfers.
- Ability to store multiple frames in the packet buffer resulting in the maximum line rate
- · Supports priority queuing
- Supports TCP/IP advanced offloads to reduce CPU overhead
 AXI read operations are routed to the AXI read channel and all write operations to the write channel. Both read
 and write channels may operate simultaneously. Arbitration logic is implemented when multiple requests are
 active on the same channel. For example, when the transmit and receive DMA request for data for transmission
 and reception of data at the same time, the receive DMA is granted the bus before the transmit DMA. However,
 most requests are either receive data writes or transmit data reads both of which can operate in parallel and can
 execute simultaneously.

4.12.2.4.5 MAC Filter

The filter block determines which frames are written to the DMA interface. Filtering is performed on received frames based on the state of the external matching pins, the contents of the specific address, type and hash registers, and the frame's destination address, and the field type.

GEM is configured to have four specific address filters. Each filter is configured to contain a MAC address, which is specified to be compared against the Source Address (SA) or Destination Address (DA) of each received frame. There is also a mask field to allow certain bytes of the address that are not to be included in the comparison. If the filtering matches for a specific frame, then it is passed on to the DMA memory. Otherwise, the frame is dropped.

Frames may also be filtered using the Type ID field for matching. There are four types of ID registers in the internal register space, and these may be enabled individually. GEM supports the recognition of specific source or destination addresses. The number of a specific source or destination address filters are configurable and can range from 0 (zero) to 4.

4.12.2.4.6 Time Stamping Unit

TSU implements a timer, which counts the time in seconds and nanoseconds format. This block is supplied with tsu clk, which ranges from 5 MHz to 400 MHz. The timer is implemented as a 94-bit register as follows.

- The upper 48 bits counts seconds
- · The next 30 bits counts nanoseconds
- The lower 16 bits counts sub nanoseconds

Note: sub nanoseconds is a time-interval measurement unit which is shorter than nanoseconds.

The timer increments at each tsu_clk period and an interrupt is generated in the seconds increment. The timer value can be read, written, and adjusted through the APB interface.

There are two modes of operation:

- · Timer Adjust Mode
- Increment Mode

Timer Adjust Mode

In Timer Adjust mode, the tsu_clk is supplied from the FPGA fabric. The maximum clock frequency is 125 MHz. There are several signals, synchronous to tsu_clk output by the MAC.

In this mode, the timer operation is also controlled from the fabric by input signals called gem_tsu_inc_ctrl [1:0] along with gem_tsu_ms.

When the gem_tsu_inc_ctrl [1:0] is set to:

- · 2b'11 Timer register increments as normal
- · 2b'01 Timer register increments by an additional nanosecond
- 2b'10 Timer increments by a nanosecond less
- 2b'00:
 - When the gem_tsu_ms is set to: logic 1, the nanoseconds timer register is cleared and the seconds timer register is incremented with each clock cycle.
 - When the gem_tsu_ms is set to: logic 0, the timer register increments as normal, but the timer value is copied to the Sync Strobe register.

The TSU timer count value can be compared to a programmable comparison value. For the comparison, the 48 bits of the seconds value and the upper 22 bits of the nanoseconds value are used. The timer_cmp_val signal is output from the core to indicate when the TSU timer value is equal to the comparison value stored in the timer comparison value registers.

The following diagram shows TSU from fabric in Timer Adjust mode.





Figure 4-22. TSU from Fabric (Timer Adjust Mode)

Increment Mode

In the Increment mode, the tsu_clk is supplied either from an external reference clock or from the FPGA fabric. The maximum clock frequency is 400 MHz. In this mode, the timer signals interfacing the FPGA fabric are gated off.

The following diagram shows the TSU from MSS in Increment Mode.

Figure 4-23. TSU from MSS (Increment Mode)



4.12.2.4.7 IEEE 1588 Implementation

IEEE 1588 is a standard for precision time synchronization in local area networks. It works with the exchange of special PTP frames. The PTP messages can be transported over IEEE 802.3/Ethernet, over Internet Protocol Version 4 (IPv4) or over Internet Protocol Version 6 (IPv6). GEM detects when the PTP event messages: sync, delay_req, pdelay_req, and pdelay_resp are transmitted and received. GEM asserts various strobe signals for different PTP event messages.

GEM supports the following functionalities:

- · Identifying PTP frames
- Extracting timestamp information out of received PTP frames
- · Inserting timestamp information into received data frames, before passing to buffer memory
- · Inserting timestamp information into transmitted data frames
- Allowing control of TSU either through MSS or FPGA fabric

GEM samples the TSU timer value when the TX or RX SOF event of the frame passes the MII/GMII boundary. This event is an existing signal synchronous to MAC TX/RX clock domains. The MAC uses the sampled timestamp to insert the timestamp into transmitted PTP sync frames (if one step sync feature is enabled) or to pass to the register block to capture the timestamp in APB accessible registers, or to pass to the DMA to insert into TX or RX descriptors. For each of these, the SOF event, which is captured in the tx_clk and rx_clk domains respectively, is synchronized to the tsu_clk domain and the resulting signal is used to sample the TSU count value.

There is a difference between IEEE 802.1 AS and IEEE 1588. The difference is, IEEE 802.1AS uses the Ethernet multi-cast address 0180C200000E for sync frame recognition whereas IEEE 1588 does not. GEM is designed to recognize sync frames with both 802.1AS and 1588 addresses and so can support both 1588 and 802.1AS frame recognition simultaneously.

PTP Strobes

There are a number of strobe signals from the GEM to the FPGA fabric. These signals indicate the transmission/reception of various PTP frames. The following table lists these signals.

Table 4-56. PTP Strobe Signals

Signal Name	Description
DELAY_REQ_RX	Asserted when the PTP RX delay request is detected.
DELAY_REQ_TX	Asserted when the PTP TX delay request is detected.

continued	
Signal Name	Description
PDELAY_REQ_RX	Asserted when the PTP PDELAY RX request is detected.
PDELAY_REQ_TX	Asserted when the PTP PDELAY TX request is detected.
PDELAY_RESP_RX	Asserted when the PTP PDELAY RX response request is detected.
PDELAY_RESP_TX	Asserted when the PTP PDELAY TX response request is detected.
SOF_RX	Asserted on SFD, de-asserted at EOF.
SOF_TX	Asserted on SFD, de-asserted at EOF.
SYNC_FRAME_RX	Asserted when the SYNC_FRAME RX response request is detected.
SYNC_FRAME_TX	Asserted when the SYNC_FRAME TX response request is detected.

PTP Strobe Usage (GMII)

When GEM is configured in the GMII/MII mode, transmit PTP strobes are synchronous to mac_tx_clk and receive PTP strobes are synchronous to mac_rx_clk. GEM sources these clocks from the fabric.

PTP Strobe Usage (SGMII)

When GEM is configured in the SGMII mode, the PTP strobes must be considered asynchronous because the Tx and Rx clocks are not available in the FPGA fabric. Hence, the strobe signals must be synchronized with a local clock in the fabric before being used.

4.12.2.4.8 Time Sensitive Networking

GEM includes the following key TSN functionalities among others:

- IEEE 802.1 Qav Support Credit based Shaping
- IEEE 802.1 Qbv Enhancement for Scheduled Traffic
- IEEE 802.1 CB Support
- IEEE 802.1 Qci Receive Traffic Policing
- · IEEE 802.3br Support

IEEE 802.1 Qav Support - Credit based Shaping

A credit-based shaping algorithm is available on the two highest priority active queues and is defined in IEEE 802.1Qav Forwarding and Queuing Enhancements for Time-Sensitive Streams. Traffic shaping is enabled through the register configuration. Queuing can be handled using any of the following methods.

- Fixed priority
- Deficit Weighted Round Robin (DWRR)
- Enhanced transmission selection

Selection of the queuing method is done through register configuration. The internal registers of the GEM are described in 4.12.2.5. Register Address Map.

IEEE 802.1 Qbv - Enhancement for Scheduled Traffic

IEEE 802.1 Qbv is a TSN standard for enhancement for scheduled traffic and specifies time aware queue-draining procedures based on the timing derived from IEEE 802.1 AS. It adds transmission gates to the eight priority queues, which allow low priority queues to be shut down at specific times to allow higher priority queues immediate access to the network at specific times.

GEM supports IEEE 802.1Qbv by allowing time-aware control of individual transmit queues. GEM has the ability to enable and disable transmission on a particular queue on a periodic basis with the ON or OFF cycling, starting at a specified TSU clock time.

IEEE 802.1 CB Support

IEEE 802.1CB "Frame Replication and Elimination for Reliability" is one of the Time Sensitive Networking (TSN) standards. Using Frame Replication and Elimination for Reliability (FRER) within a network increases the probability that a given packet is delivered using multi-path paths through the network.

The MAC supports a subset of this standard and provides the capability for stream identification and frame elimination but does not provide support for the replication of frames.

IEEE 802.1 Qci Receive Traffic Policing


IEEE 802.11 Qci is a policy mechanism that discards frames in receive (ingress) if they exceed their allocated frame length or flow rate. TSN standards enable provisioning the resources in a network in such a way that high priority traffic is ensured to get through as long as it does not exceed its frame length and flow rate allocation.

IEEE 802.3br Support

All default operations of MAC are done by using PMAC. One more MAC, which is identical to PMAC is used, termed as EMAC, which is used when IEEE 802.3br is configured. IEEE 802.3br Interspersing Express Traffic is one of the TSN standards, which defines a mechanism to allow an express frame to be transmitted with minimum delay at the expense of delaying completion of normal priority frames.

This standard has been implemented by instantiating two separate MAC modules with related DMA, a MAC Merge Sub Layer (MMSL) and an AXI arbiter. One MAC is termed the express or eMAC and the other is a pre-emptable or pMAC. The eMAC is designed to carry time sensitive traffic, which must be delivered within a known time.

Figure 4-24. IEEE 802.3br Support



4.12.2.4.9 PHY Interface

GEM can be configured to support the SGMII or the GMII/MII PHY. When using SGMII, the PCS block of that GEM is used.

Physical Coding Sublayer

A PCS is incorporated for 1000BASE-X operation which includes 8b/10b encoder, decoder, and the Auto Negotiation module. This interface is connected to I/O BANK 5.

GMII / MII Interface

A GMII/MII is interfaced between each MAC and the FPGA fabric, to provide flexibility to the user. It allows the following:

- · Perform customized manipulation of data on-the-fly
- · 8-bit parallel data lines are used for data transfer.
- In 10/100 Mbps mode txd[3:0] is used, txd[7:4] tied to Logic 0 while transmission. rxd[3:0] is used, rxd[7:4] is tied to Logic 0 during reception of data.
- In 1000 Mbps mode, all txd[7:0] and rxd[7:0] bits are used.

SGMII

GEM includes the SGMII functional block, which provides the SGMII interface between GEM and Ethernet PHY. The SGMII block provides the following functionalities:

- · Clock Domain Recovery (CDR) of received 125 MHz clock
- · Serializing or De-serializing
- PLL for synthesis of a 125 MHz transmit clock
 The SGMII block routes the data to the PHY through the dedicated I/O BANK 5.

PHY Management Interface

GEM includes an MDIO interface, which can be routed through the MSSIO or the FPGA I/Os. The MDIO interface is provided to allow GEM to access the PHY's management registers. This interface is controlled by the PHY management register. Writing to this register causes a PHY management frame to be sent to the PHY over the MDIO interface. PHY management frames are used to either write or read from PHY's control and STATUS registers.

If desired, however, the user can just bring out one management interface (and not use the second) as it is possible to control multiple PHYs through one interface. Management Data Clock (MDC) should not toggle faster than 2.5 MHz (minimum period of 400 ns), as defined by the IEEE 802.3 standard. MDC is generated by dividing processor clock (pclk). A register configuration determines by how much pclk should be divided to produce MDC.

4.12.2.5 Register Address Map

GEM is configured using the following internal registers.

Table 4-57. Register Address Map

Address Offset (Hex)	Register Type	Width					
MAC Registers or Pre-emptable MAC Registers							
0x0000	Control and STATUS	32					
0x0100	Statistics	32					
0x01BC	Time Stamp Unit	32					
0x0200	Physical Coding Sublayer	32					
0x0260	Miscellaneous	32					
0x0300	Extended Filter	32					
0x0400	Priority Queue and Screening	32					
0x0800	Time Sensitive Networking	32					
0x0F00	MAC Merge Sublayer	32					
eMAC Registers							
0x1000 to 0x1FFF	eMAC	32					

For more information about registers, see PolarFire SoC Device Register Map.

4.12.3 CAN Controller


PolarFire SoC FPGAs contain an integrated control area network (CAN) peripheral. It is an APB slave on the MSS AMBA interconnect. A master such as the MSS Core Complex or a master in the FPGA fabric configures the CAN controller through the APB slave interface.

The CAN controller in the PolarFire SoC FPGAs supports the concept of mailboxes and contains 32 receive buffers. Each buffer has its own message filter and 32 transmit buffers with prioritized arbitration scheme. For optimal support of HLP such as DeviceNet, the message filter also covers the first two data bytes of the message payload. A block diagram of the CAN controller is shown in Figure 4-25. Transmit and receive message buffers are SECDED through the error detection and correction (EDAC) controller.

To remove the requirement of APB clock in multiples of 8 MHz, a separate MSS CAN clock is provided and a clock domain crossing (CDC) logic is added from the APB bus. The CDC logic uses toggle synchronizers and there is no restriction on the APB clock relative to the CAN clock.

The CAN clock is dervied from MSS PLL output. The MSS CAN clock frequency is based on the MSS PLL clock frequency. The supported frequencies in MHz are 8, 16, 24, 32, 40, 48, 56, 64, 72, and 80.

Figure 4-25. CAN Controller Block Diagram



4.12.3.1 Features

CAN controller supports the following features:

Compliance

- · Full CAN 2.0B compliant
- · Conforms to ISO 11898-1
- Maximum baud rate of 1 Mbps with 8 MHz CAN clock

APB

- · APB 3.0 compliant
- · APB interface has clock-domain-crossing to CAN logic, allowing APB to operate at any frequency.

Receive Path

- · 32 receive (Rx) buffers
- · Each buffer has its own message filter
- Message filter covers: ID, IDE, remote transmission request (RTR), data byte 1, and data byte 2
- · Message buffers can be linked together to build a bigger message array
- Automatic RTR response handler with optional generation of RTR interrupt

Transmit Path

- 32 transmit (Tx) message holding registers with programmable priority arbitration
- · Message abort command
- Single-shot transmission (SST); no automatic retransmission upon error or arbitration loss

System Bus Interface

- · AMBA 3 APB Interface
- · Full synchronous zero wait-states interface
- · Status and configuration interface

Programmable Interrupt Controller

Local interrupt controller covering message and CAN error sources

Test and Debugging Support

- · Listen Only mode
- · Internal Loopback mode
- · External Loopback mode
- SRAM Test mode
- · Error Capture register
- Provides option to either: show current bit position within CAN message
- · Provides option to either: show bit position and type of last captured CAN error

SRAM Based Message Buffers

- · Optimized for low gate-count implementation
- · Single port, synchronous memory based
- · 100% synchronous design

4.12.3.1.1 EDAC

An internal 256 x 32 RAM in the CAN controller is protected with EDAC. EDAC configurations and error counters related to the CAN are maintained in MSS system registers. For more information about CAN EDAC registers, see PolarFire SoC Device Register Map.

After power-up, the internal SRAM is not initialized and any READ to the memory location results in an ECC error if EDAC is enabled. To initialize the SRAM, you can put the CAN controller into SRAM Test mode, initialize the SRAM, and enable the EDAC. If SECDED is enabled, it is recommended that the CAN controller must be put into SRAM Test mode and the RAM initialized with user defined known data before operation so that a future read or an uninitialized address does not trigger a SECDED error.

4.12.3.1.2 Reset

The CAN controller resets on power-up and is held in Reset until enabled in the SOFT_RESET_CR register. The CAN controller can be Reset by writing to CAN0 or CAN1 of the SOFT_RESET_CR register. The SOFT_RESET_CR register is located in the pfsoc mss top sysreg block.

4.12.3.2 Functional Description

4.12.3.2.1 CAN Controller Interface Signals

The external interface signals connecting the PolarFire SoC FPGA to an off-chip CAN transceiver are listed in the following table.

Table 4-58. CAN BUS Interface

Signal Name	Direction	Description
canclk	Input	CAN Clock.
RX	Input	CAN bus receive signal. This signal connects to the receiver bus of the external transceiver.
TX	Output	CAN bus transmit signal. This signal connects to the external transceiver.

continued									
Signal Name	Direction	Description							
TX_EN_N	Output	External driver enable control signal. This signal is used to enable or disable an external CAN transceiver.							
		TX_EN_N is asserted when the CAN controller is stopped or if the CAN state is bus-off (shut down completely). The CAN transmit enable TX_EN_N signal provided through the I/O MUX to the I/O pads are active-low and the CAN transmit enable provided to the fabric is active-high.							


When enabled, CAN ports are configured to connect to multi-standard I/Os (MSIOs) by default. CAN signals can also be configured to interface with the FPGA fabric and the MSS general purpose inputs/outputs (GPIOs).

Note: The MSIOs allocated to the CAN instance are shared with other MSS peripherals. These shared I/Os are available to connect to the MSS GPIOs and other peripherals when the CAN instance is disabled or if the CAN instance ports are only connected to the FPGA fabric.

4.12.3.2.2 Transmit Procedures

The CAN controller provides 32 transmit message holding buffers. An internal priority arbiter selects the message according to the chosen arbitration scheme. Upon transmission of a message or message arbitration loss, the priority arbiter re-evaluates the message priority of the next message. The following figure gives an overall view of the transmit message buffers.

Figure 4-26. Transmit Message Buffers



Two types of message priority arbitration are supported. The type of arbitration is selected using the CAN_CONFIG configuration register. Following are the arbitration types:

- Round Robin: Buffers are served in a defined order: 0-1-2... 31-0-1... A particular buffer is only selected if its TxReq flag is set. This scheme guarantees that all buffers receive the same probability to send a message.
- Fixed Priority: Buffer 0 has the highest priority. This way it is possible to designate buffer 0 as the buffer for error messages and it is guaranteed that they are sent first.

Note: RTR message requests are served before transmit message buffers are handled. For example, RTRreq0, RTRreq31, TxMessage0, TxMessage1, and TxMessage31.

Procedure for Sending a Message

- 1. Write message into an empty transmit message holding buffer. An empty buffer is indicated by the TxReq (Bit 0 of TX MSG# CTRL CMD register) that is equal to zero.
- 2. Request transmission by setting the respective TxReg flag to 1.
- 3. The TxReq flag remains set as long as the message transmit request is pending. The content of the message buffer must not be changed while the TxReq flag is set.
- 4. The internal message priority arbiter selects the message according to the chosen arbitration scheme.
- Once the message is transmitted, the TxReq flag is set to zero and the TX_MSG (Bit 11 of the INT_STATUS register) interrupt status bit is asserted.

Remove a Message from a Transmit Holding Register

A message can be removed from the transmit holding buffer by asserting the TxAbort (Bit 1 if TX_MSG#_CTRL_CMD register) flag. The content of a particular transmit message buffer can be removed by setting TxAbort to 1 to request message removal. This flag remains set as long as the message abort request is pending. It is cleared when either the message wins arbitration (TX_MSG interrupt active) or the message is removed (TX_MSG interrupt inactive).

Single-Shot Transmission


Single-shot transmission (SST) mode is used in systems where the re-transmission of a CAN message due to an arbitration loss or a bus error must be prevented. An SST request is set by asserting TxReq and TxAbort at the same time. Upon a successful message transmission, both flags are cleared.

If an arbitration loss or if a bus error happens during the transmission, the TxReq and TxAbort flags are cleared when the message is removed or when the message wins arbitration. At the same time, the SST_FAILURE interrupt is asserted.

4.12.3.2.3 Receive Procedures

The CAN controller provides 32 individual receive message buffers. Each one has its own message filter mask. Automatic reply to RTR messages is supported. If a message is accepted in a receive buffer, its MsgAv flag is set. The message remains valid as long as MsgAv flag is set. The master CPU has to reset the MsgAv flag to enable receipt of a new message. The following figure shows the overall block diagram of the receive message buffers.

Figure 4-27. Receive Message Buffers



Received Message Processing

After a new message is received, the receive message handler searches all receive buffers, starting from the receive message0 until it finds a valid buffer. A valid buffer is indicated by:

- Receive buffer is enabled (indicated by RxBufferEbl = 1)
- Acceptance filter of receive buffer matches incoming message

If the receive message handler finds a valid buffer that is empty, then the message is stored and the MsgAv flag of this buffer is set to 1. If the RxIntEbl flag is set, then the RX_MSG flag of the interrupt controller is asserted.

If the receive buffer already contains a message indicated by MsgAv = 1 and the link flag is not set, then the RX_MSG_LOSS interrupt flag is asserted. Refer to Receive Buffer Linking.

If an incoming message has its RTR flag set and the RTR reply flag of the matching buffer is set, then the message is not stored but an RTR auto-reply request is issued. Refer to RTR Auto-Reply and the RX_MSG0_CTRL_CMD register for more details.

Note: In case of an Extended frame, the received message ID is stored in [31:3] bits of RX ID (RX_MSGn_ID) register. In case of a Standard frame, the message ID is stored in [31:21] bits of RX ID (RX_MSGn_ID) register. Both message identifier (Standard frame and Extended frame) is stored at different bit position of RX ID (RX_MSGn_ID) register.

Acceptance Filter

Each receive buffer has its own acceptance filter that is used to filter incoming messages. An acceptance filter consists of acceptance mask register (AMR) and acceptance code register (ACR) pair. The AMR defines which bits of the incoming CAN message match the corresponding ACR bits.

The following message fields are covered:

- ID
- IDE
- RTR
- Data byte 1 and data byte 2

Note: Some CAN HLPs such as Smart Distributed System (SDS) or DeviceNet carry additional protocol related information in the first or first and second data bytes that are used for message acceptance and selection. Having the capability to filter these fields provides a more efficient implementation of the protocol stack running on the processor.

The AMR register defines whether the incoming bit is checked against the ACR register. The incoming bit is checked against the respective ACR when the AMR register is 0. The message is not accepted when the incoming bit does not match the respective ACR flag. When the AMR register is 1, the incoming bit is a "don't care".

RTR Auto-Reply

The CAN controller supports automatic answering of RTR message requests. All 32 receive buffers support this feature. If an RTR message is accepted in a receive buffer where the RTRreply flag is set, then this buffer automatically replies to this message with the content of this receive buffer. The RTRreply pending flag is set when the RTR message request is received. It is cleared when the message is sent or when the message buffer is disabled. To abort a pending RTRreply message, use the RTRabort command.

If the RTR auto-reply option is selected, the RTR sent (RTRS) flag is asserted when the RTR auto-reply message is successfully sent. It is cleared by writing "1" to it.

An RTR message interrupt is generated, if the MsgAv_RTRS flag and RxIntEbl are set. This interrupt is cleared by clearing the RTRS flag.

Receive Buffer Linking

Several receive buffers can be linked together to form a receive buffer array which acts almost like a receive FIFO. For a set of receive buffers to be linked together, the following conditions must be met:

- · All buffers of the same array must have the same message filter setting (AMR and ACR are identical).
- The last buffer of an array may not have its link flag set. When a receive buffer already contains a message (MsgAv = 1) and a new message arrives for this buffer, this message is discarded (RX_MSG_LOSS Interrupt). To avoid this situation, several receive buffers can be linked together. When the CAN controller receives a new message, the receive message handler searches for a valid receive buffer. If one is found that is already full (MsgAv = 1) and the link flag is set (LF = 1); the search for a valid receive buffer continues. If no other buffer is found, the RX_MSG_LOSS interrupt is set and the message is discarded.

It is possible to build several message arrays. Each of these arrays must use the same AMR and ACR.

Note:

The receive buffer locations do not need to be contiguous.

4.12.3.3 Register Map

For information about CAN Controller register map, see PolarFire SoC Device Register Map.

4.12.4 eNVM Controller

PolarFire SoC FPGA devices include one embedded non-volatile memory (eNVM) block size of 128 KB. The eNVM controller interfaces the eNVM block to the AMBA interconnect.

4.12.4.1 Features

eNVM supports the following features:

- · SECDED protected
- · High Data Retention Time
- · 32-bit data input and 64-bit data output

4.12.4.2 Functional Description

The eNVM controller implements a AHB interface to the eNVM R and C interfaces. The C-Bus (32-bit) is used for programming operations and the R-Bus (64-bit) for read operations.

The eNVM controller operates at the AHB clock, and generates a slower clock for the eNVM whose maximum clock rate is 26.3 MHz. This is achieved by creating a clock pulse that is multiple of the master clock that supports an NVM access time of up to 80 ns.

To minimize clock synchronization latency, the AHB controller only generates an eNVM clock when it needs access or the eNVM requests a clock. This allows the AHB controller to send the address to the eNVM as soon as it is ready as it can restart the clock at any AHB clock cycle.

4.12.4.2.1 Data Retention Time

The following table shows the retention time of the eNVM with respect to the junction temperature.

Table 4-59. Data Retention Time

Junction Temperature	Data Retention	Write Cycles
110 °C	10 years	10000
125 °C	4 years	1000

4.12.4.2.2 eNVM Access Time Speed

See the Embedded NVM (eNVM) Characteristics section from PolarFire SoC FPGA Advance Datasheet for eNVM Maximum Read Frequency and eNVM Page Programming Time.

4.12.4.2.3 R-Bus Access

The AHB controller interfaces the 32-bit AHB bus to the 64-bit R (Read) interface on the eNVM. The controller always reads 64-bits from the eNVM and stores the data in case there is a subsequent read requests data from the same 64-bit location.

When an AHB read request is made, the controller checks whether the data for the requested address is held in the buffer and returns the data.

4.12.4.2.4 C-Bus Access

The AHB controller simply maps the AHB read/write operations directly to the C-Bus signals. The controller stalls write operations until the eNVM indicates that it is ready (c_grant asserted) and then asserts HREADY, this releases the MSS Core Complex Processor while the eNVM completes any required operations. If a second operation is requested, it is stalled until the eNVM re-asserts the c_grant signal.

4.12.4.3 Register Map

For information about eNVM register map, see PolarFire SoC Device Register Map.

4.12.5 Quad SPI with XIP

Quad Serial Peripheral Interface (QSPI) is a synchronous serial data protocol that enables the microprocessor and peripheral devices to communicate with each other. The QSPI controller is an AHB slave in the PolarFire SoC FPGA

that provides a serial interface compliant with the Motorola SPI format. QSPI with execute in place (XIP) support allows a processor to directly boot rather than moving the SPI content to SRAM before execution.

4.12.5.1 Features

Quad SPI supports the following features:

- · Master only operation with SPI data-rate
 - Programmable SPI clock—HCLK/2, HCLK/4, or HCLK/6
 - Maximum data-rate is HCLK/2
- FIFOs
 - Transmit and Receive FIFO
 - 16-byte transmit FIFO depth
 - 32-byte receive FIFO depth
 - AHB interface transfers up to four bytes at a time
- SPI Protocol
 - Master operation
 - Motorola SPI supported
 - Slave Select operation in idle cycles configurable
 - Extended SPI operation (1, 2, and 4-bit)
 - QSPI operation (4-bit operation)
 - BSPI operation (2-bit operation)
 - Execute in place (XIP)
 - Three or four-byte SPI address.
- · Frame Size
 - 8-bit frames directly
 - Back-to-back frame operation supports greater than 8-bit frames
 - Up to 4 GB Transfer (2 × 32 bytes)
- · Processor overhead reduction
 - SPI Flash command/data packets with automatic data generation and discard function
- Direct Mode
 - Allows a CPU to directly control the SPI interface pins.

4.12.5.2 Functional Description

The QSPI controller supports only Master mode operation. The Master mode operation runs directly off the controller clock (HCLK) and supports SPI transfer rates at the HCLK/2 frequency and slower.

The SPI peripherals consist mainly of the following components.

- · Transmit and receive FIFOs
- · Configuration and control logic

Configuration and Control Logic

AHB
Interface

Transmit
FIFO
16 Byte

TX/RX Logic
Interface

Receive FIFO 32 Byte

Figure 4-28. QSPI Controller Block Diagram

Frame Counter

4.12.5.2.1 Transmit and Receive FIFOs

The QSPI controller embeds two FIFOs for receive and transmit, as shown in Figure 4-28. These FIFOs are accessible through ReceiveData and TransmitData registers. Writing to the TransmitData register causes the data to be written to the transmit FIFO. This is emptied by the transmit logic. Similarly, reading from the ReceiveData register causes the data to be read from the receive FIFO.

4.12.5.2.2 Configuration and Control Logic

The SPI peripheral is configured for master-only operation. The type of data transfer protocol can be configured by using the QSPIMODE0 and QSPIMODE21 bits of the CONTROL register. The control logic monitors the number of data frames to be sent or received and enables the XIP mode when the data frame transmission or reception is completed. During data frames transmission/reception, if a transmit under-run error or receive overflow error is detected, the STATUS Register is updated.

4.12.5.3 XIP Operation

Execute in place (XIP) allows a processor to directly boot from the QSPI device rather than moving the SPI content to SRAM before execution. A system Configuration bit (XIP bit in CONTROL register) is used to set the controller in XIP mode.

When QSPI is in XIP mode, all AHB reads simply return the 32-bit data value associated with the requested address. Each access to the QSPI device requires a 3-byte or 4-byte address transfers, a 3-byte IDLE period and 4-byte data transfer. Assuming the SPI clock is ¼ of the AHB clock, then this requires approximately 80 clock cycles per 32-bit read cycle. In XIP mode, data is returned directly to the AHB bus in response to an AHB read, data is not read from the FIFO's. The QSPI device stays in XIP mode as long as the Xb bit is zero.

In XIP mode, AHB write cycles access the core registers allowing the values to change, although the registers cannot be read when in XIP mode.

In the application, the XIP mode is not enabled at Reset as the CPUs are initially booted by system controller and the boot code can initialize the normal QSPI configuration registers.

To exit XIP mode, the firmware should clear the XIP bit in the CONTROL register, at this time it should not be executing from the QSPI device. When this bit is written to zero, the QSPI core returns to Normal mode and the reads access the core registers.

4.12.5.4 Register Map

When in XIP mode, only writes can be performed to the registers, read operations return to the SPI contents. For information about QSPI XIP register map, see PolarFire SoC Device Register Map.

4.12.6 MMUART

Multi-mode universal asynchronous/synchronous receiver/transmitter (MMUART) performs serial-to-parallel conversion on data originating from modems or other serial devices, and performs parallel-to-serial conversion on data from the MSS Core Complex processor or fabric master to these devices. PolarFire SoC FPGAs contain five identical MMUART peripherals in the microprocessor subsystem (MMUART_0, MMUART_1, MMUART_2, MMUART_3, and MMUART_4).

4.12.6.1 Features

MMUART supports the following features:

- · Asynchronous and synchronous operations
- · Full programmable serial interface characteristics
 - Data width is programmable to 5, 6, 7, or 8 bits
 - Even, odd, or no-parity bit generation/detection
 - 1, 1½, and 2 stop bit generation
- · 9-bit address flag capability used for multi-drop addressing topologies
- Separate transmit (Tx) and receive (Rx) FIFOs to reduce processor interrupt service loading
- · Single-wire Half-Duplex mode in which Tx pad can be used for bidirectional data transfer
- Local Interconnect Network (LIN) header detection and auto-baud rate calculation
- Communication with ISO 7816 smart cards
- Fractional baud rate capability
- Return to Zero Inverted (RZI) mod/demod blocks that allow infrared data association (IrDA) and serial infrared (SIR) communications
- · The MSb or the LSb is the first bit while sending or receiving data

4.12.6.2 Functional Description

The functional block diagram of MMUART is shown in Figure 4-29. The main components of MMUART include Transmit and Receive FIFOs (TX FIFO and RX FIFO), Baud Rate Generator (BRG), input filters, LIN Header Detection and Auto Baud Rate Calculation block, RZI modulator and demodulator, and interrupt controller.

While transmitting data, the parallel data is written to TX FIFO of the MMUART to transmit in serial form. While receiving data to RX FIFO, the MMUART transforms the serial input data into parallel form to facilitate reading by the processor.

The Baud Rate Generator contains free-running counters and utilizes the asynchronous and synchronous baud rate generation circuits. The input filters in MMUART suppress the noise and spikes of incoming clock signals and serial input data based on the filter length. The RZI modulation/demodulation blocks are intended to allow for IrDA serial infrared (SIR) communications.

LIN Header Detect RX BLOCK and Auto Baud Rate Calc Regs MMUART_X_TXD R7I Filter RX Demod Timeout UART_REG and MMUART X RXD MMUART_X_RXD FIFO CTRL MMUART X ESWM MMUART X RTS 16 Byte RWCONTROL RX FIFO MMUART X INTR Interrupt ► MMUART X DTR APB Control **MMUART** MMUART_X_CTS MMUART X E MST SCK 16 Byte Interface MSB or TX FÍFO LSB First Block MMUART X TXD TX BLOCK MMUART X DSR Mod MMUART_X_TE TX Time Guard MMUART_X_RI **Baud Rate Generator** MMUART_X_DCD MMUART_X_SCK_IN Filter Sync Modes MMUART_X_SCK_OUTBAUDRATEN ► MMUART_X_SCK Frac Baud Rate Calc

Figure 4-29. MMUART Block Diagram

4.12.6.3 Register Map

The base addresses and register descriptions of MMUART_0, MMUART_1, MMUART_2, MMUART_3, and MMUART_4 are listed in PolarFire SoC Device Register Map.

4.12.7 SPI Controller

Serial peripheral interface (SPI) is a synchronous serial data protocol that enables the microprocessor and peripheral devices to communicate with each other. The SPI controller is an APB slave in the PolarFire SoC FPGA that provides a serial interface compliant with the Motorola SPI, Texas Instruments synchronous serial, and National Semiconductor MICROWIRE™ formats. In addition, SPI supports interfacing with large SPI Flash and EEPROM devices and a hardware-based slave protocol engine. PolarFire SoC FPGAs contain two identical SPI controllers SPI_0 and SPI_1 in the microprocessor subsystem.

4.12.7.1 Features

SPI peripherals support the following features:

- Master and Slave modes
- · Configurable Slave Select operation
- · Configurable clock polarity
- · Separate transmit (Tx) and receive (Rx) FIFOs to reduce interrupt service loading

4.12.7.2 Functional Description

The SPI controller supports Master and Slave modes of an operation.

- In Master mode, the SPI generates SPI_X_CLK, selects a slave using SPI_X_SS, transmits the data on SPI_X_DO, and receives the data on SPI_X_DI.
- In Slave mode, the SPI is selected by SPI_X_SS. The SPI receives a clock on SPI_X_CLK and incoming data on SPI_X_DI.


The SPI peripherals consist mainly of the following components (see Figure 4-30).

· Transmit and receive FIFOs

- · Configuration and control logic
- · SPI clock generator

The following figure shows the SPI controller block diagram.

Figure 4-30. SPI Controller Block Diagram



Notes:

- The SPI X DO, SPI X DI, SPI X SS, and SPI X CLK signals are available to the FPGA fabric.
- SPI_X_DOE_N is accessible through the SPI control register.
- SPI X INT is sent to the MSS Core Complex.

Note: X is used as a place holder for 0 or 1 in the register and signal descriptions. It indicates SPI _0 (on the APB_0 bus) or SPI_1 (on the APB_1 bus).

4.12.7.2.1 Transmit and Receive FIFOs

The SPI controller embeds two 4 × 32 (depth × width) FIFOs for receive and transmit, as shown in Figure 4-30. These FIFOs are accessible through RX data and TX data registers. Writing to the TX data register causes the data to be written to the transmit FIFO. This is emptied by the transmit logic. Similarly, reading from the RX data register causes the data to be read from the receive FIFO.

4.12.7.2.2 Configuration and Control Logic

The SPI peripheral can be configured for Master or Slave mode by using the Mode bit of the SPI CONTROL register. This type of data transfer protocol can be configured by using the TRANSFPRTL bit of the SPI CONTROL register. The control logic monitors the number of data frames to be sent or received and enables the interrupts when the data frame transmission or reception is completed. During data frames transmission or reception, if a transmit under-run error or receive overflow error is detected, the STATUS Register is updated.

4.12.7.2.3 SPI Clock Generator

In Master mode, the SPI clock generator generates the serial programmable clock from the APB clock.

4.12.7.3 Register Map

The base addresses and register descriptions of SPI 0 and SPI 1 are listed in PolarFire SoC Device Register Map.

4.12.8 I2C

Philips Inter-Integrated Circuit (I2C) is a two-wire serial bus interface that provides data transfer between many devices. PolarFire SoC FPGAs contain two identical I2C peripherals in the microprocessor subsystem (I2C_0 and I2C_1), that provide a mechanism for serial communication between the PolarFire SoC FPGA and the external I2C compliant devices.

PolarFire I2C peripherals support the following protocols:

- I2C protocol as per v2.1 specification
- · SMBus protocol as per v2.0 specification
- PMBus protocol as per v1.1 specification

4.12.8.1 Features

I2C peripherals support the following features:

- · Master and Slave modes
- · 7-bit addressing format and data transfers up to 100 Kbit/s in Standard mode and up to 400 Kbit/s in Fast mode
- · Multi-master collision detection and arbitration
- · Own slave address and general call address detection
- · Second slave address detection
- · System management bus (SMBus) time-out and real-time idle condition counters
- · Optional SMBus signals, SMBSUS N, and SMBALERT N, which are controlled through the APB interface
- · Input glitch or spike filters


The I2C peripherals are connected to the AMBA interconnect through the advanced peripheral bus (APB) interfaces.

4.12.8.2 Functional Description

The I2C peripherals consist mainly of the following components (see Figure 4-31).

- Input Glitch Filter
- · Arbitration and Synchronization Logic
- Address Comparator
- · Serial Clock Generator

Figure 4-31. I2C Block Diagram



4.12.8.2.1 Input Glitch Filter

The I2C Fast mode (400 Kbit/s) specification states that glitches 50 ns or less should be filtered out of the incoming clock and data lines. The input glitch filter performs this function by filtering glitches on incoming clock and data signals. Glitches shorter than the glitch filter length are filtered out. The glitch filter length is defined in terms of APB interface clock cycles and configurable from 3 to 21 APB interface clock cycles. Input signals are synchronized with the internal APB interface clock.

4.12.8.2.2 Arbitration and Synchronization Logic

In Master mode, the arbitration logic monitors the data line. If any other device on the bus drives the data line Low, the I2C peripheral immediately changes from Master-Transmitter mode to Slave-Receiver mode. The synchronization logic synchronizes the serial clock generator block with the transmitted clock pulses coming from another master device.

The arbitration and synchronization logic implements the time-out requirements as per the SMBus specification version 2.0.

4.12.8.2.3 Address Comparator

When a master transmits a slave address on the bus, the address comparator checks the 7-bit slave address with its own slave address. If the transmitted slave address does not match, the address comparator compares the first received byte with the general call address (0x00). If the address matches, the STATUS Register is updated. The general call address is used to address each device connected to the I2C bus.

4.12.8.2.4 Serial Clock Generator

In Master mode, the serial clock generator generates the serial clock line (SCL). The clock generator is switched OFF when I2C is in Slave mode.

4.12.8.3 Register Map

The base addresses and register descriptions of I2C 0 and I2C 1 are listed in PolarFire SoC Device Register Map.

4.12.9 GPIO

The microprocessor subsystem (MSS) general purpose input/output (GPIO) block is an advanced peripheral bus (APB) slave that provides access to 32 GPIOs. MSS Masters and fabric Masters can access the MSS GPIO block through the AMBA interconnect. PolarFire SoC FPGAs contain three identical GPIO blocks in the microprocessor subsystem (GPIO_0, GPIO_1, and GPIO_2).

4.12.9.1 Features


MSS GPIO supports the following features:

- GPIO_0 drives up to 14 MSIOs
- GPIO_1 drives up to 24 MSIOs
- · GPIO 2 drives up to 32 device IOs via the FPGA fabric.
- 32 individually configurable GPIOs
- · Each GPIO is dynamically programmable as an input, output, or bidirectional I/O.
- Each GPIO can be configured as an interrupt source to the MSS processor in Input mode
- · The Reset state of the GPIOs is configurable
- The GPIOs can be selectively reset by either the Hard Reset (Power-on Reset, User Reset from the fabric) or the Soft Reset from the SYSREG block

4.12.9.2 Functional Description

Figure 4-32 shows the internal architecture of the MSS GPIO block. GPIOs and MSS peripherals, such as MMUART, SPI, and I2C, can be routed to MSIO pads or to the FPGA fabric through I/O multiplexers (MUXes), as shown in the figure.

Figure 4-32. GPIO, IOMUX, and MSIO



The MSS GPIO block contains the following:

- · 32-bit input register (GPIO IN), which holds the input values
- · 32-bit output register (GPIO OUT), which holds the output values
- · 32-bit interrupt register (GPIO INTR), which holds the interrupt state
- 32 configuration registers (GPIO_X_CONFIG), one register for each GPIO

When a GPIO is configured in Input mode, the GPIO input is passed through two flip-flop synchronizer and latched into the GPIO_IN register. The GPIO_IN register value is read through the APB bus and is accessible to the processor or fabric master. The inputs to GPIO0 and GPIO1 are from MSIOs. The inputs to GPIO2 are from the fabric.

The GPIO_IN register output can also be used as an interrupt to the processor. This can be configured as an edge triggered (on rising edge, falling edge, or both edges) or as a level sensitive (active-low or active-high) interrupt. The interrupt is latched in the GPIO_INTR register and is accessible through the APB bus.

In Edge-sensitive mode, GPIO_INTR register is cleared either by disabling the interrupt or writing a Logic 1 through the APB interface. If an edge and GPIO_INTR clearing through the APB occurs simultaneously, the edge has higher priority.

When the GPIO is configured in an Output mode, the output value can be configured using the APB bus and is accessible to the processor or fabric Master. GPIO0 and GPIO1 outputs are available to MSIOs. GPIO2 outputs are available to the fabric.

MSS GPIO MSS Core Complex GPIO IN Rea Sync Interrupt Interrupt Reg GPIO_IRQ[i]) Logic (Interrupt Enable) EN_IN_i (Input Enable) EN INT GPIO_i_IN GPIO_OUT Reg APB INTERFACE I/O GPIO_i_OUT GPIO_i Configuration register-32bit CONFIG_X 31:8 7 6 5 4 3 TYPES INT i (Interrupt Types) 2 EN_OUT_i (Output Enable)

Figure 4-33. MSS GPIO Block Diagram

4.12.9.3 Register Map

The base addresses and register descriptions of GPIO_0, GPIO_1, and GPIO_2 are listed in PolarFire SoC Device Register Map.

4.12.10 Real-time Counter (RTC)

The PolarFire SoC FPGA real-time counter (RTC) keeps track of seconds, minutes, hours, days, weeks, and years.

4.12.10.1 Features

It has two modes of operation:

- Real-time Calendar: Counts seconds, minutes, hours, days, week, months, and years
- Binary Counter: Consecutively counts from 0 to 2⁴³ 1


The RTC is connected to the main MSS AMBA interconnect via an APB interface.

4.12.10.2 Functional Description

The RTC architecture and its components are as follows:

- Prescaler
- RTC Counter
- · Alarm Wake-up Comparator

Figure 4-34. RTC Block Diagram



4.12.10.2.1 Prescaler

The prescaler divides the input frequency to create a time-based strobe (typically 1 Hz) for the calendar counter. The Alarm and Compare Registers, in conjunction with the calendar counter, facilitate time-matched events.

To properly operate in Calendar mode, (Clock mode: 1), the 26-bit prescaler must be programmed to generate a 1 Hz strobe to the RTC. In Binary mode, (Clock mode: 0), the prescaler can be programmed as required in the application.

4.12.10.2.2 RTC Counter

The RTC counter keeps track of seconds, minutes, hours, days, weeks, and years when in Calendar mode, and for this purpose it requires a 43-bit counter. When counting in Binary mode, the 43-bit register is treated as a linear up counter.

The following table lists the detail for Calendar mode and Binary mode.

Table 4-60. Calendar Counter Description

Function	Number	Range	Reset Value			
	of Bits	Calendar Mode	Binary Mode	Calendar Mode	Binary Mode	
Second	6	0-59	0-63	0	0	
Minute	6	0-59	0-63	0	0	
Hour	5	0-23	0-31	0	0	
Day	5	1-31 (auto adjust by month and year)	0-31	1	0	
Month	4	1-12	0-15	1	0	
Year	8	0-255 Year 2000 to 2255	0-255	0 (year 2000)	0	
Weekday	3	1-7	0-7	7	0	
Week	6	1-52	0-63	1	0	

Note: The long-term accuracy of the RTC depends on the accuracy of the external reference frequency. For instance, if the external reference frequency is 124.988277868 MHz rather than 125 MHz, the RTC loses approximately 7.4 seconds over 24 hours.

4.12.10.2.3 Alarm Wake-up Comparator

The RTC has two modes of operation, selectable through the clock mode bit.

In Calendar mode, the RTC counts seconds, minutes, hours, days, month, years, weekdays, and weeks. In Binary mode, the RTC consecutively counts from 0 all the way to 2^{43} - 1. In both the modes, the alarm event generation logic simply compares the content of the Alarm register with that of the RTC; when they are equal, the RTC_MATCH output is asserted.

4.12.10.3 Register Map

The base address and register description of RTC is listed in PolarFire SoC Device Register Map.

4.12.11 Timer

The PolarFire SoC FPGA system Timer (hereinafter referred as Timer) consists of two programmable 32-bit decrementing counters that generate interrupts to the processor and FPGA fabric.

4.12.11.1 Features


The timer supports the following features:

- · Two count modes: One-shot and Periodic
- · Decrementing 32-bit counters
- Two 32-bit timers can be concatenated to create a 64-bit timer
- · Option to enable or disable the interrupt requests when timer reaches zero
- · Controls to start, stop, and Reset the Timer

4.12.11.2 Functional Description

The Timer is an APB slave that provides two programmable, interrupt generating, 32-bit decrementing counters, as shown in the following figure. The counters generate the interrupts TIMER1INT and TIMER2INT on reaching zero.

Figure 4-35. Timer Block Diagram



The Timer has an APB interface through which the processor can access various CONTROL and STATUS registers to control and monitor the operation of the Timer.

4.12.11.3 Register Map

The base address and register description of the timer is listed in PolarFire SoC Device Register Map.

4.12.12 Watchdog

The watchdog timer is an advanced peripheral bus (APB) slave that guards against the system crashes requiring regular service by the processor or by a bus master in the FPGA fabric. PolarFire SoC FPGAs contain five identical watchdog timers in the microprocessor subsystem (watchdog_0, watchdog_1, watchdog_2, watchdog_3, and watchdog_4). Watchdog_0 is associated with the E51 core and is the only one out of the five MSS watchdogs capable of resetting the MSS when it triggers. Each of the other four watchdogs is maintained by a dedicated U54 core and is only capable of interrupting the E51 upon triggering.

4.12.12.1 Features

The watchdog timer supports following features:

- A 32-bit timer counts down from a preset value to zero, then performs one of the following user-configurable
 operations: If the counter is not refreshed, it times out and either causes a system reset or generates an
 interrupt to the processor.
- The watchdog timer counter is halted when the processor enters the Debug state.

· The watchdog timer can be configured to generate a wake-up interrupt when the processor is in Sleep mode.


The watchdog timer is connected to the MSS AMBA interconnect through the APB interface.

4.12.12.2 Functional Description

The watchdog timer consists of following components (as shown in the following figure):

- APB Interface
- · 32-Bit Counter
- · Timeout Detection

Figure 4-36. WatchDog Block Diagram



4.12.12.2.1 APB Interface

The watchdog timer has an APB interface through which the processor can access various CONTROL and STATUS registers to control and monitor its operation. The APB interface is clocked by the PCLK0 clock signal.

4.12.12.2.2 32-Bit Counter

The operation of the watchdog timer is based on a 32-bit down counter that must be refreshed at regular intervals by the processor. If not refreshed, the counter will time-out. In normal operation, the generation of a Reset or time-out interrupt by the watchdog timer does not occur because the watchdog timer counter is refreshed on a regular basis.

The MSS watchdogs are not enabled initially when the MSS comes out of Reset. When the device is powered up, the watchdog timer is enabled with the timeout period set to approximately 10.47 seconds (if VDD = 1.2 V).

4.12.12.2.3 Timeout Detection

A control bit in the WDOG_CONTROL register is used to determine whether the watchdog timer generates a Reset or an interrupt if a counter time-out occurs. The default setting is Reset generation on time-out. When interrupt generation is selected, the WDOGTIMEOUTINT output is asserted on time-out and remains asserted until the interrupt is cleared. When Reset generation is selected, the watchdog timer does not directly generate the system Reset signal. Instead, when the counter reaches zero, the watchdog timer generates a pulse on the WDOGTIMEOUT output, and this is routed to the Reset controller to cause it to assert the necessary Reset signals.

Note: Only watchdog 0 can reset the MSS. The other watchdogs can only generate interrupts to the E51 core.

4.12.12.3 Register Map

The base addresses and register descriptions of watchdog timers are listed in PolarFire SoC Device Register Map.

4.12.13 Universal Serial Bus OTG Controller

Universal serial bus (USB) is an industry standard that defines cables, connectors, and serial communication protocol used in a bus for connection, communication, and power supply between electronic devices. PolarFire SoC FPGA device contains a USB On-The-Go (OTG) controller as part of the microprocessor subsystem (MSS). USB OTG

controller provides a mechanism for the USB communication between the PolarFire SoC FPGA and external USB host/USB device/USB OTG protocol compliant devices.

4.12.13.1 Features

USB OTG controller supports the following features:

- · Operates as a USB host in a point-to-point or multi-point communication with other USB devices
- · Operates as a USB peripheral with other USB hosts
- · Compliant with the USB 2.0 standard and includes OTG supplement
- · Supports USB 2.0 speeds:
 - High speed (480 Mbps)
 - Full speed (12 Mbps)
- · Supports session request protocol (SRP) and host negotiation protocol (HNP)
- · Supports suspend and resume signaling
- · Supports multi-point capabilities
- · Supports four direct memory access (DMA) channels for data transfers
- Supports high bandwidth isochronous (ISO) pipe enabled endpoints
- Hardware selectable option for 8-bit/4-bit Low Pin Count Interface (LPI)
- Supports ULPI hardware interface to external USB physical layer (PHY)
- · Soft connect/disconnect
- Configurable for up to five transmit endpoints (TX EP) and up to five receive endpoints (RX EP), including control endpoint (EP0)
- · Offers dynamic allocation of endpoints, to maximize the number of devices supported
- · Internal memory of 8 KB with support for dynamic allocation to each endpoint
- · Performs all USB 2.0 transaction scheduling in hardware
- · Supports link power management
- · SECDED protection on the internal USB memory with the following features:
 - Generates interrupts on 1-bit or 2-bit errors; these interrupts can be masked
 - Corrects 1-bit errors
 - Counts the number of 1-bit and 2-bit errors

For more information on USB 2.0 and OTG protocol specifications, see the following web pages:

- · www.usb.org/developers/docs/
- · www.usb.org/developers/onthego/

The USB OTG controller can function as an AHB master for DMA data transfers and as an AHB slave for configuring the USB OTG controller from the masters processor or from the FPGA fabric logic.

The USB OTG controller can function as one of the following:

- · A high speed or a full speed peripheral USB device attached to a conventional USB host (such as a PC)
- A point-to-point or multi-point USB host
- · An OTG device that can dynamically switch roles between the host and the device


In all cases (USB host, USB device, or USB OTG), USB OTG controller supports control, bulk, ISO, and interrupt transactions in all three modes.

4.12.13.2 Functional Description

The following block diagram highlights the main blocks in the USB OTG controller. The USB OTG controller is interfaced through the AMBA interconnect in the MSS. The USB OTG controller provides an ULPI interface to connect to the external PHY. Following are the main component blocks in the USB OTG controller:

- · AHB Master and Slave Interfaces
- · CPU Interface
- · Endpoints (EP) Control Logic and RAM Control Logic
- · Packet Encoding, Decoding, and CRC Block
- · PHY Interfaces

Figure 4-37. USB OTG Controller



4.12.13.2.1 AHB Master and Slave Interfaces

The USB OTG controller functions as both AHB master and AHB slave on the AMBA interconnect. The AHB master interface is used by the DMA engine, which is built into the USB OTG controller, for data transfer between memory in the USB OTG controller and the system memory. The AHB slave interface is used by other masters, such as the processor or Fabric masters in the FPGA fabric, to configure registers in the USB OTG controller.

4.12.13.2.2 CPU Interface

USB OTG controller send interrupts to the processor using the CPU interface. The USB OTG controller send interrupts for the following events:

- · When packets are transmitted or received
- When the USB OTG controller enters Suspend mode
- · When USB OTG controller resumes from Suspend mode

The CPU interface block contains the common configuration registers and the interrupt control logic for configuring the OTG controller.

4.12.13.2.3 Endpoints (EP) Control Logic and RAM Control Logic

These two blocks constitute buffer management for the data buffers in Host mode and in Device mode. This block manages endpoint buffers and their properties, called pipes, which are defined by control, bulk, interrupt, and ISO data transfers. Data buffers in Device mode (endpoints) and in Host mode are supported by the SECDED block, which automatically takes care of single-bit error correction and dual-bit error detection. This SECDED block maintains the counters for the number of single-bit corrections made and the number of detections of dual-bit errors. The SECDED block is provided with the interrupt generation logic. If enabled, this block generates the corresponding interrupts to the processor.

4.12.13.2.4 Packet Encoding, Decoding, and CRC Block

This block generates the CRC for packets to be transmitted and checks the CRC on received packets. This block generates the headers for the packets to be transmitted and decodes the headers on received packets. There is a CRC 16-bit for the data packets and a 5-bit CRC for control and status packets.

4.12.13.2.5 PHY Interfaces

The USB OTG controller supports Universal Low Pin Count Interface (ULPI) at the link side. For ULPI interface, the I/Os are routed through the MSS onto multi-standard I/Os (MSIOs).

4.12.13.3 Register Map

For information about USB OTG controller register map, see PolarFire SoC Device Register Map.

4.12.14 eMMC SD/SDIO

The PolarFire SoC contains an eMMC/SD host controller and PHY. The MSS is capable of supporting multiple eMMC/SD standards.

4.12.14.1 Features

eMMC SD/SDIO supports the following features:

- · SD Card Standards
 - Default Speed (DS)
 - High Speed (HS)
 - UHS-I SDR12
 - UHS-I SDR25
 - UHS-I SDR50
 - UHS-I SDR104
 - UHS-I DDR50
- · eMMC Standards
 - Standard Speed
 - High Speed
 - DDR52
 - HS200
 - HS400
 - HS400 Enhanced Strobe
- · Non-Supported SD Card Standards
 - UHS-II
- · Integrated DMA engines for data transfers

4.12.14.2 Functional Description

The eMMC/SD controller interfaces to the MSSIO via an IOMUX block. Depending on the interface standard, the user may decide to only connect a subset of data lines to I/Os. However, it is not possible to connect the eMMC/SD controller to the FPGA fabric. The eMMC/SD controller supports two DMA modes—SDMA and ADMA2. The DMA supports 64-bit and 32-bit addressing modes. The DMA mode for current transfer is selected via SRS10.DMASEL register and can be different for each consecutive data transfer. The Host driver can change DMA mode when neither the Write Transfer Active (SRS09.WTA) nor the Read Transfer Active (SRS09.RTA) status bit are set.

4.12.14.2.1 Integrated DMA

The SD Host controller supports two DMA modes:

- SDMA: Uses the (simple/single-operation) DMA algorithm for data transfers.
- ADMA2: Uses Advanced DMA2 algorithm for data transfers.

The following table shows how to select the DMA engine and Addressing mode by setting SRS10.DMASEL, SRS15.HV4E and SRS16.A64S register fields.

Table 4-61. DMA Mode

SRS10.DMASEL	SRS15.HV4E	SRS16.A64S	DMA Mode
0	0	0	SDMA 32-bit
		1	Reserved
	1	0	SDMA 32-bit
		1	SDMA 64-bit

continued			
SRS10.DMASEL	SRS15.HV4E	SRS16.A64S	DMA Mode
1	0	0	Reserved
		1	Reserved
	1	0	Reserved
		1	Reserved
2	0	0	ADMA2 32-bit
		1	Reserved
	1	0	ADMA2 32-bit
		1	ADMA2 64-bit
3	0	0	Reserved
		1	ADMA2 64-bit
	1	0	Reserved
		1	Reserved

The DMA transfer in each mode can be stopped by setting Stop at the Block Gap Request bit (SRS10.SBGR). The DMA transfers can be restarted only by setting Continue Request bit (SRS10.CREQ). If an error occurs, the Host Driver can abort the DMA transfer in each mode by setting Software Reset for DAT Line (SRS11.SRDAT) and issuing Abort command (if a multiple block transfer is executing).


SDMA

The Simple (single-operation) DMA mode uses SD Host registers to describe the data transfer. The SDMA System Address (SRS00.SAAR or SRS22.DMASA1 / SRS23.DMASA2) register defines the base address of the data block. The length of the data transfer is defined by the Block Count (SRS01.BCCT) and Transfer Block Size (SRS01.TBS) values. There is no limitation on the SDMA System Address value the data block can start at any address. The SDMA engine waits at every boundary specified in the SDMA Buffer Boundary (SRS01.SDMABB) register.

When the buffer boundary is reached, the SD Host Controller stops the current transfer and generates the DMA interrupt. Software needs to update the SDMA System Address register to continue the transfer.

When the SDMA engine stops at the buffer boundary, the SDMA System Address register points the next system address of the next data position to be transferred. The SDMA engine restarts the transfer when the uppermost byte of the SDMA System Address register is written.

Figure 4-38. SDMA Block Diagram




ADMA2

The Advanced DMA Mode Version 2 (ADMA2) uses the Descriptors List to describe data transfers. The SD Host registers only define the base address of the Descriptors List. The base addresses and sizes of the data pages are defined inside the descriptors. The SD Host supports ADMA2 in 64-bit or 32-bit Addressing mode.

When in ADMA2 mode, the SD Host transfers data from the data pages. Page is a block of valid data that is defined by a single ADMA2 descriptor. Each ADMA2 descriptor can define only one data page. The starting address of the data page must be aligned to the 4 byte boundary (the 2 LSbs set to 0) in 32-bit Addressing mode, and to the 8 byte boundary (the 3 LSbs are set to 0) in 64-bit Addressing mode. The size of each data page is arbitrary and it depends on neither the previous nor the successive page size. It can also be different from the SD card transfer block size (SRS01.TBS).

Figure 4-39. ADMA2 Block Diagram



The ADMA2 engine transfers are configured in a Descriptor List. The base address of the list is set in the ADMA System Address register (SRS22.DMASA1, SRS23.DMASA2), regardless of whether it is a read or write transfer. The ADMA2 Descriptor List consists of a number of 64-bit / 96-bit / 128-bit descriptors of different functions. Each descriptor can:

- · Perform transfer of a data page of specified size
- · Link next descriptor address to an arbitrary memory location

Table 4-62. ADMA2 Descriptor Fields

Bit	Symbol	Description
[95:32]/[63:32]	ADDRESS	The field contains data page address or next Descriptor List address depending on the descriptor type. When the descriptor is type TRAN, the field contains the page address. When the descriptor type is LINK, the field contains address for the next Descriptor List.
[31:16]	LENGTH	The field contains data page length in bytes. If this field is 0, the page length is 64 Kbytes.
[5:4]	ACT	The field defines the type of the descriptor. 2'b00 (NOP) – no operation, go to next descriptor on the list 2'b01 (Reserved) – behavior identical to NOP 2'b10 (TRAN) – transfer data from the pointed page and go to the next descriptor on the list 2'b11 (LINK) – go to the next Descriptor List pointed by ADDRESS field of this descriptor.
2	INT	When this bit is set, the DMA Interrupt (SRS12.DMAINT) is generated when the ADMA2 engine completes processing of the descriptor.

continued									
Bit	Symbol	Description							
1	END	When this bit is set, it signals termination of the transfer and generates Transfer Complete Interrupt when this transfer is completed.							
0	VAL	When this bit is set, it indicates the valid descriptor on a list. When this bit is cleared, the ADMA Error Interrupt is generated and the ADMA2 engine stops processing the Descriptor List. This bit prevents ADMA2 engine runaway due to improper descriptors.							

4.12.14.3 Register Map

For information about eMMC/SD register map, see PolarFire SoC Device Register Map.

4.12.15 FRQ Meter

The PolarFire SoC FPGA has a frequency meter (FRQ meter) interfaced to the APB bus within the controller. The frequency meter can be configured to Time mode or Frequency mode. Time mode allows measurement such as PLL lock time, Frequency mode allows measurement of the internal oscillator frequencies.

4.12.15.1 Features

The FRQ meter supports the following features:

- · Number of counters and clock inputs configurable
 - Configurable for one to eight counters
 - Configurable for one to eight inputs per counter
 - Allows up to 64 clock inputs
- APB Interface
 - Supports byte operation
 - Supports single cycle operations for non-APB interfacing
- Reference clock
 - Reference clock selectable from JTAG or MSS Reference Clock Input Source (100 MHz or 125MHz)
- Dual Mode operation
 - Frequency mode allows measurement of frequency
 - Time mode allows measurement of a time, for example PLL lock time
- Maximum input frequency
 - Driven by synthesis constraints
 - The counter supports up to 625 MHz of operation

Following are list of clocks that can be measured using FRQ meter:

- MSS reference clock
- · MSS CPU cores clock
- MSS AXI clock
- MSS AHB/APB clock
- MSS Peripheral clocks
- · Fabric Interface Controller (FIC) clocks


4.12.15.2 Functional Description

Figure 4-40 shows the block diagram of FRQ meter. To measure the frequency, a known clock is applied as a reference clock input. The input clock to be measured is applied to the channel counters. The FSM resets all the counters and enables the channel counters for a predefined duration generated from the reference counter. Now, the clock frequency can be calculated by reading the channel counters. For example, the reference counter is set to 10,000 and reference frequency is 50 MHz, if the channel counters return 20,000, the measured clock is 100 MHz.

To measure time, a known clock is applied to the reference clock input, this is multiplexed to the channel counters. The FSM resets all the counters and then enables the channel counters. When the external "enable" signal is active, the channel counter increments and stops all the channel counters. The time can be calculated by reading

the channel counters. For example, the reference frequency is 50 MHz, if the channel counter returns 20,000, the measured time is 400,000 ns.

Figure 4-40. FRQ Meter Block Diagram



4.12.15.2.1 Use Models

To be updated.

4.12.15.3 Register Map

For information about FRQ meter register map, see PolarFire SoC Device Register Map.

4.12.16 M2F Interrupt Controller

The M2F interrupt controller block facilitates the generation of the interrupt signals between the MSS and the fabric. This block is used to route MSS interrupts to the fabric and fabric interrupts to the MSS. The M2F interrupt controller module has an APB slave interface that can be used to configure interrupt processing. Some of the MSS interrupts can be used as potential interrupt sources to the FPGA fabric.

4.12.16.1 Features


The M2F Interrupt Controller supports the following features:

- · 43 interrupts from the MSS as inputs
- 16 individually configurable MSS to fabric interrupt ports (MSS_INT_M2F[15:0])
- 64 individually configurable fabric to MSS interrupt ports (MSS_INT_F2M[63:0])

4.12.16.2 Functional Description

M2F controller has 43 interrupt lines from the MSS interrupt sources. These MSS interrupts are combined to produce 16 MSS to Fabric interrupts (MSS_INT_M2F[15:0]). These interrupts are level sensitive with active-high polarity. The following figure shows the block diagram of M2F interrupt controller.

Figure 4-41. M2F Interrupt Controller Block Diagram



The peripherals driving the M2F interrupt source inputs must ensure that their interrupts remain asserted until peripherals are serviced.

4.12.16.3 Register Map

For information about M2F Interrupt Controller register map, see PolarFire SoC Device Register Map.

5. System Registers

The MSS contains the following system registers:

- CPU Core Complex Registers: These system registers are available within the CPU Core Complex to configure the CPU Core Complex. These registers are listed in Table 11-1.
- SYSREG: These system registers are connected to the APB bus and can be accessed by the CPU Core
 Complex or by other masters connected to the AXI switch. For more information about the description and
 address map of these registers, see PolarFire SoC Device Register Map. To open PolarFire SoC Device
 Register Map, follow these steps:
 - a. Download and unzip the register map folder.
 - b. Using a browser, open the pfsoc_regmap.htm file from <\$download_folder>\Register Map\PF_SoC_RegMap_Vx_x.
 - c. Select PFSOC_MSS_TOP_SYSREG to view the subsequent register descriptions and details.
- SCBSYSREG: These system registers are connected to the device perimeter IO SCB bus. These registers are
 directly controlled and clocked by the SCB bus, the CPU Core Complex can access these registers. For more
 information about the description and address map of these registers, see PolarFire SoC Device Register Map.
 To open PolarFire SoC Device Register Map, follow these steps:
 - a. Using a browser, open the pfsoc_regmap.htm file from <\$download_folder>\Register Map\PF SoC RegMap Vx x
 - b. Select SYSREGSCB to view the subsequent register descriptions and details.

6. Interrupts

Each processor core supports Local and Global Interrupts. 48 interrupts from peripherals are directly connected as Local interrupts to each processor core. Local interrupts are handled faster than the Global interrupts. The Core Local Interrupt Controller (CLINT) block generates Software and Timer Interrupts which are also Local interrupts.

169 interrupts from peripherals and 16 interrupts from the CPU Core Complex blocks—DMA Engine, BEU, and L2 Cache are connected to the Platform-Level Interrupt Controller (PLIC) as Global interrupts. The PLIC asserts Global interrupts to a specific processor core. The user can configure the PLIC registers to perform the following:

- · Enable the required Global interrupts
- · Route the interrupt to a specific core
- · Assign priority to those interrupts
- Assign priority threshold levels

Note: Priority threshold levels isolate interrupt handling among processor cores.

Some application critical Global interrupts can also be routed as Local interrupts. All interrupts are synchronized with the AXI/CPU clock domain for relaxed timing requirements. For a Hart, the latency of Global interrupts increases with the ratio of the core clock frequency to the clock frequency.

The following figure shows the interrupt scheme of the MSS.

Figure 6-1. Interrupt Scheme




Table 6-1 lists the Local and Global interrupts implemented in the MSS.

For Example:

• The spi0 interrupt signal is a Global interrupt because it is not connected to any Hart as a Local interrupt. This interrupt signal is connected to the PLIC.

• The mac0_int interrupt signal is a Local interrupt to Hart1 and Hart2. It can also be enabled as a Global interrupt via the PLIC to Hart0, Hart3, and Hart4.

Table 6-1. Routing of Interrupts to Processor Cores

Interrupt	Width	Global_int	IRQ	Hart0	Hart1	Hart2	Hart3	Hart4	M2F-Vect	M2F-Int	U54-Mask
MSS_INT_F2M[63:32]	32	[168:137]	[181:150]	[47:16]	_	_	_	_	_	_	_
MSS_INT_F2M[31:0]	32	[136:105]	[149:118]	_	[47:16]	[47:16]	[47:16]	[47:16]	_	_	MASKED
gpio0/2	14	[13:0]	[26:13]	_	_	_	_	_	[13:0]	0	_
gpio1/2	24	[37:14]	[50:27]	_	_	_	_	_	[37:14]	0	_
gpio0_non_direct	1	38	51	_	_	_	_	_	38	0	_
gpio1_non_direct	1	39	52	_	_	_	_	_	39	0	_
gpio2_non_direct	1	40	53	_	_	_	_	_	40	0	_
spi0	1	41	54	_	_	_	_	_	41	1	_
spi1	1	42	55	_	_	_	_	_	42	1	_
can0	1	43	56	_	_	_	_	_	43	1	_
can1	1	44	57	_	_	_	_	_	44	1	_
i2c0_main	1	45	58	_	_	_	_	_	45	2	_
i2c0_alert	1	46	59	_	_	_	_	_	46	2	_
i2c0_sus	1	47	60	_	_	_	_	_	47	2	_
i2c1_main	1	48	61	_	_	_	_	_	48	2	_
i2c1_alert	1	49	62	_	_	_	_	_	49	2	_
i2c1_sus	1	50	63	_	_	_	_	_	50	2	_
mac0_int	1	51	64	_	8	8	_	_	51	3	MASKED
mac0_queue1	1	52	65	_	7	7	_	_	52	3	MASKED
mac0_queue2	1	53	66	_	6	6	_	_	53	3	MASKED
mac0_queue3	1	54	67	_	5	5	_	_	54	3	MASKED
mac0_emac	1	55	68	_	4	4	_	_	55	3	MASKED
mac0_mmsl	1	56	69	_	3	3	_	_	56	3	MASKED
mac1_int	1	57	70	_	_	_	8	8	57	4	MASKED
mac1_queue1	1	58	71	_	_	_	7	7	58	4	MASKED
mac1_queue2	1	59	72	_	_	_	6	6	59	4	MASKED
mac1_queue3	1	60	73	_	_	_	5	5	60	4	MASKED
mac1_emac	1	61	74		_	_	4	4	61	4	MASKED
mac1_mmsl	1	62	75	_	_	_	3	3	62	4	MASKED
ddrc_train	1	63	76	_	_	_	_	_	63	9	_
scb_interrupt	1	64	77	15	_	_	_	_	64	7	_
ecc_error	1	65	78	14	_	_	_	_	65	6	_

Interrupts

continued											
Interrupt	Width	Global_int	IRQ	Hart0	Hart1	Hart2	Hart3	Hart4	M2F-Vect	M2F-Int	U54-Mask
ecc_correct	1	66	79	13	_	_	_	_	66	6	_
rtc_wakeup	1	67	80	_	_	_	_	_	67	11	_
rtc_match	1	68	81	_	_	_	_	_	68	11	_
timer1	1	69	82	_	_	_	_	_	69	12	_
timer2	1	70	83	_	_	_	_	_	70	12	_
envm	1	71	84	12	_	_	_	_	71	13	_
qspi	1	72	85	_	_	_	_	_	72	13	_
usb_dma	1	73	86	_	_	_	_	_	73	14	_
usb_mc	1	74	87	_	_	_	_	_	74	14	_
mmc_main	1	75	88	_	_	_	_	_	75	15	_
mmc_wakeup	1	76	89	_	_	_	_	_	76	15	_
mmuart0	1	77	90	11	_	_	_	_	77	1	_
mmuart1	1	78	91	_	11	_	_	_	78	1	_
mmuart2	1	79	92	_	_	11	_	_	79	1	_
mmuart3	1	80	93	_	_	_	11	_	80	1	_
mmuart4	1	81	94	_	_	_	_	11	81	1	_
wdog0_mvrp	1	87	100	10	_	_	_	_	87	5	_
wdog1_mvrp	1	88	101	_	10	_	_	_	88	5	_
wdog2_mvrp	1	89	102	_	_	10	_	_	89	5	_
wdog3_mvrp	1	90	103	_	_	_	10	_	90	5	_
wdog4_mvrp	1	91	104	_	_	_	_	10	91	5	_
wdog0_tout	1	92	105	9	_	_	_	_	92	5	_
wdog1_tout	1	93	106	8	9	_	_	_	93	5	_
wdog2_tout	1	94	107	7	_	9	_	_	94	5	_
wdog3_tout	1	95	108	6	_	_	9	_	95	5	_
wdog4_tout	1	96	109	5	_	_	_	9	96	5	_
g5c_devrst	1	82	95	4	_	_	_	_	82	10	_
g5c_message	1	83	96	3	_	_	_	_	83	8	_
usoc_vc_interrupt	1	84	97	2	_	_	_	_	84	11	_
usoc_smb_interrupt	1	85	98	1	_	_	_	_	85	11	_
pll_event	1	86	99	0	_	_	_	_	86	6	_
mpu_fail	1	86	99	0	_	_	_	_	86	6	_
decode_error	1	86	99	0	_	_	_	_	86	6	_
lp_state_enter	1	86	99	0	_	_	_	_	86	6	_

continued											
Interrupt	Width	Global_int	IRQ	Hart0	Hart1	Hart2	Hart3	Hart4	M2F-Vect	M2F-Int	U54-Mask
lp_state_exit	1	86	99	0	_	_	_	_	86	6	_
ff_start	1	86	99	0	_	_	_	_	86	6	_
ff_end	1	86	99	0	_	_	_	_	86	6	_
fpga_on	1	86	99	0	_	_	_	_	86	6	_
fpga_off	1	86	99	0	_	_	_	_	86	6	_
scb_error	1	86	99	0	_	_	_	_	86	6	_
scb_fault	1	86	99	0	_	_	_	_	86	6	_
mesh_fail	1	86	99	0	_	_	_	_	86	6	_
io_bank_b2_on	1	86	99	0	_	_	_	_	86	6	_
io_bank_b4_on	1	86	99	0	_	_	_	_	86	6	_
io_bank_b5_on	1	86	99	0	_	_	_	_	86	6	_
io_bank_b6_on	1	86	99	0	_	_	_	_	86	6	_
io_bank_b2_off	1	86	99	0	_	_	_	_	86	6	_
io_bank_b4_off	1	86	99	0	_	_	_	_	86	6	_
io_bank_b5_off	1	86	99	0	_	_	_	_	86	6	_
io_bank_b6_off	1	86	99	0	_	_	_	_	86	6	_
g5c_mss_spi	1	97	110	_	_	_	_	_	97	13	_
volt_temp_alarm	1	98	111	_	_	_	_	_	98	No	_
athena_complete	1	99	112	_	_	_	_	_	NA	No	_
athena_alarm	1	100	113	_	_	_	_	_	NA	No	_
athena_buserror	1	101	114	_	_	_	_	_	NA	No	_
usoc_axic_us	1	102	115	_	_	_	_	_	102	11	_
usoc_axic_ds	1	103	116	_	_	_	_	_	103	11	_
reserved/spare	11	[104]	[117]	0	7	7	7	7	NA	_	_

By default, all Local interrupts MSS_INT_F2M[63:32] are enabled on the E51 core.

6.1 Interrupt CSRs

When a Hart receives an interrupt, the following events are executed:

- 1. The value of mstatus.MIE field is copied into mstatus.MPIE, then mstatus.MIE is cleared, effectively disabling interrupts.
- 2. The current value in the program counter (PC) is copied to the mepc register, and then PC is set to the value of mtvec. If vectored interrupts are enabled, PC is set to mtvec.BASE + 4 × exception code.

- 3. The Privilege mode prior to the interrupt is encoded in mstatus.MPP.
- 4. At this point, control is handed over to the software in the interrupt handler with interrupts disabled.

Interrupts can be re-enabled by explicitly setting mstatus.MIE, or by executing the MRET instruction to exit the handler. When the MRET instruction is executed:

- The Privilege mode is set to the value encoded in mstatus.MPP.
- 2. The value of mstatus.MPIE is copied to mstatus.MIE.
- 3. The PC is set to the value of mepc.
- 4. At this point, control is handed over to software.

The Interrupt CSRs are described in the following sections. This document only describes the implementation of interrupt CSRs specific to CPU Core Complex. For a complete description of RISC-V interrupt behavior and how to access CSRs, see The RISC-V Instruction Set Manual, Volume II: Privileged Architecture, Version 1.10.

6.1.1 Machine STATUS Register (mstatus)

The mstatus register tracks and controls the current operating state of a Hart and tracks whether interrupts are enabled or not. Interrupts are enabled by setting the MIE bit and by enabling the required individual interrupt in the mie register described in the next section.

The mstatus register description related to interrupts is provided in Table 6-2. The mstatus register also contains fields unrelated to interrupts. For a complete description of the mstatus register, see The RISC-V Instruction Set Manual, Volume II: Privileged Architecture, Version 1.10.

Table 6-2. Machine Status Register (mstatus)

Bits	Field Name	Attributes	Description
0	Reserved	WPRI	_
1	SIE	RW	Supervisor Interrupt Enable
2	Reserved	WPRI	_
3	MIE	RW	Machine Interrupt Enable
4	Reserved	WPRI	_
5	SPIE	RW	Supervisor Previous Interrupt Enable
6	Reserved	WPRI	_
7	MPIE	RW	Machine Previous Interrupt Enable
8	SPP	RW	Supervisor Previous Privilege Mode
[10:9]	Reserved	WPRI	_
[12:11]	MPP	RW	Machine Previous Privilege Mode

6.1.2 Machine Interrupt Enable Register (mie)

Individual interrupts are enabled by setting the appropriate bit in the mie register described in the following table.

Table 6-3. Machine Interrupt Enable Register (mie)

Bits	Field Name	Attributes	Description
0	Reserved	WIRI	_
1	SSIE	RW	Supervisor Software Interrupt Enable
2	Reserved	WIRI	_
3	MSIE	RW	Machine Software Interrupt Enable
4	Reserved	WIRI	_

continued			
Bits	Field Name	Attributes	Description
5	STIE	RW	Supervisor Timer Interrupt Enable
6	Reserved	WIRI	_
7	MTIE	RW	Machine Timer Interrupt Enable
8	Reserved	WIRI	_
9	SEIE	RW	Supervisor Global Interrupt Enable
10	Reserved	WIRI	_
11	MEIE	RW	Machine Global Interrupt Enable
[15:12]	Reserved	WIRI	_
16	LIE0	RW	Local Interrupt 0 Enable
17	LIE1	RW	Local Interrupt 1 Enable
18	LIE2	RW	Local Interrupt 2 Enable
63	LIE47	RW	Local Interrupt 47 Enable

6.1.3 Machine Interrupt Pending Register (mip)

The machine interrupt pending (mip) register specifies interrupts which are currently pending.

Table 6-4. Machine Interrupt Pending Register (mip)

Bits	Field Name	Attributes	Description
0	Reserved	WPRI	_
1	SSIP	RW	Supervisor Software Interrupt Pending
2	Reserved	WPRI	_
3	MSIP	RO	Machine Software Interrupt Pending
4	Reserved	WPRI	_
5	STIP	RW	Supervisor Timer Interrupt Pending
6	Reserved	WPRI	_
7	MTIP	RO	Machine Timer Interrupt Pending
8	Reserved	WPRI	_
9	SEIP	RW	Supervisor Global Interrupt Pending
10	Reserved	WPRI	_
11	MEIP	RO	Machine Global Interrupt Pending
[15:12]	Reserved	WPRI	_
16	LIP0	RO	Local Interrupt 0 Pending
17	LIP1	RO	Local Interrupt 1 Pending
18	LIP2	RO	Local Interrupt 2 Pending

continued			
Bits	Field Name	Attributes	Description
63	LIP47	RO	Local Interrupt 47 Pending

6.1.4 Machine Cause Register (mcause)

When a trap is taken in the Machine mode, mcause is written with a code indicating the event that caused the trap. When the event that caused the trap is an interrupt, the most significant bit (MSb) of mcause is set to 1, and the least significant bits (LSb) indicate the interrupt number, using the same encoding as the bit positions in mip. For example, a Machine Timer Interrupt causes mcause to be set to

 $0x8000_0000_0000_0007$. mcause is also used to indicate the cause of synchronous exceptions, in which case the MSb of mcause is set to 0. This section provides the mcause register description and a list of synchronous Exception codes.

Table 6-5. Machine Cause Register

Bits	Field Name	Attributes	Description
[62:0]	Exception Code	WLRL	A code identifying the last exception. See Table 6-6
63	Interrupt	WLRL	1 if the trap was caused by an interrupt; 0 otherwise.

Table 6-6. Interrupt Exception Codes

Interrupt	Exception Code	Description
1	0	Reserved
1	1	Supervisor software interrupt
1	2	Reserved
1	3	Machine software interrupt
1	4	Reserved
1	5	Supervisor timer interrupt
1	6	Reserved
1	7	Machine software interrupt
1	8	Reserved
1	9	Supervisor Global interrupt
1	10	Reserved
1	11	Machine Global interrupt
1	12-15	Reserved
1	16	Local Interrupt 0
1	17	Local Interrupt 1
1	18-62	
1	63	Local Interrupt 47

continued		
Interrupt	Exception Code	Description
0	0 1	Instruction address misaligned Instruction access fault
0	2	Illegal Instruction
0	3	Breakpoint
0	4	Load address misaligned
0	5	Load access fault
0	6	Store/AMO address misaligned
0	7	Store/AMO access fault
0	8	Environment call from U-mode
0	9	Environment call from S-mode
0	10	Reserved
0	11	Environment call from M-mode
0	12	Instruction page fault
0	13	Load page fault
0	14	Reserved
0	15	Store/AMO page fault
0	16-31	Reserved

6.1.5 Machine Trap Vector Register (mtvec)

By default, all interrupts trap to a single address defined in the \mathtt{mtvec} register. The interrupt handler must read \mathtt{mcause} and handle the trap accordingly. The CPU Core Complex supports interrupt vectoring for defining an interrupt handler for each interrupt defined in \mathtt{mie} . Interrupt vectoring enables all local interrupts to trap to exclusive interrupt handlers. With vectoring enabled, all global interrupts trap to a single global interrupt vector. Vectored interrupts are enabled when the \mathtt{MODE} field of the \mathtt{mtvec} register is set to 1. The following table lists the \mathtt{mtvec} register description.

Table 6-7. Machine Trap Vector Register (mtvec)

Bits	Field Name	Attributes	Description
[1:0]	MODE	WARL	MODE determines whether or not interrupt vectoring is enabled. The field encoding of mtvec.MODE is as follows:
			0: (Direct) All exceptions set PC to BASE
			1: (Vectored) Asynchronous interrupts set PC to BASE + 4 × cause
			≥2: Reserved
[63:2]	BASE[63:2]	WARL	Interrupt Vector Base Address. Must be aligned on a 128-byte boundary when MODE=1.

1. BASE[1:0] is not present in this register and is implicitly 0.

If vectored interrupts are disabled (mtvec.MODE=0), all interrupts trap to the mtvec.BASE address. If vectored interrupts are enabled (mtvec.MODE=1), interrupts set the PC to $mtvec.BASE + 4 \times exception code$. For example, if a machine timer interrupt is taken, the PC is set to mtvec.BASE + 0x1C. The trap vector table is populated with jump instructions to transfer control to interrupt-specific trap handlers. In Vectored Interrupt mode, BASE must be 128-byte aligned. All machine Global interrupts are mapped to exception code of 11. Thus, when

interrupt vectoring is enabled, the PC is set to address mtvec.BASE + 0x2C for any Global interrupt. See the interrupt exception codes table in 6.1.4. Machine Cause Register (mcause).

6.2 Supervisor Mode Interrupts

For improved performance, the CPU Core Complex includes interrupt and exception delegation CSRs to direct the required interrupts and exceptions to Supervisor mode. This capability is enabled by mideleg and medeleg CSRs. Supervisor interrupts and exceptions can be managed via supervisor interrupt CSRs stvec, sip, sie, and scause. Machine mode software can also directly write to the sip register to pend an interrupt to Supervisor mode. A typical use case is the timer and software interrupts, which may have be to handled in both Machine and Supervisor modes. For more information about RISC-V supervisor interrupts, see The RISC-V Instruction Set Manual, Volume II: Privileged Architecture, Version 1.10.

By setting the corresponding bits in the <code>mideleg</code> and <code>medeleg</code> CSRs, the Machine mode software can delegate the required interrupts and exceptions to Supervisor mode. Once a delegated trap is asserted, <code>mcause</code> is copied into <code>scause</code> and <code>mepc</code> is copied into <code>sepc</code>, and then, the Hart traps to the <code>stvec</code> address in Supervisor mode. Local interrupts can not be delegated to Supervisor mode. The register description of the delegation and supervisor CSRs are described in the following sections.

6.2.1 Machine Interrupt Delegation Register (mideleg)

The register description of the mideleg register is provided in the following table.

Table 6-8. Machine Interrupt Delegation Register (mideleg)

Bits	Attributes	Description
0	WARL	Reserved
1	WARL	Supervisor software interrupt
[4:2]	WARL	Reserved
5	WARL	Supervisor timer interrupt
[8:6]	WARL	Reserved
9	WARL	Supervisor external interrupt
[63:10]	WARL	Reserved

6.2.2 Machine Exception Delegation Register (medeleg)

The register description of the medeleg register is provided in the following table.

Table 6-9. Machine Exception Delegation Register (medeleg)

Bits	Attributes	Description
0	WARL	Instruction address misaligned
1	WARL	Instruction access fault
2	WARL	Illegal Instruction
3	WARL	Breakpoint
4	WARL	Load address misaligned
5	WARL	Load access fault
6	WARL	Store/AMO address misaligned
7	WARL	Store/AMO access fault
8	WARL	Environment call from U-mode

continued				
Bits	Attributes	Description		
9	WARL	Environment call from S-mode		
[11:10]	WARL	Reserved		
12	WARL	Instruction page fault		
13	WARL	Load page fault		
14	WARL	Reserved		
15	WARL	Store/AMO page fault exception		
[63:16]	WARL	Reserved		

6.2.3 Supervisor STATUS Register (sstatus)

sstatus is a restricted view of mstatus described in 6.1.1. Machine STATUS Register (mstatus). Changes made to sstatus are reflected in mstatus and vice-versa but the Machine mode fields are not visible in sstatus. sstatus also contains fields unrelated to interrupts, those fields are not covered in this document. The sstatus fields related to interrupts are described in Table 6-10.

Table 6-10. Supervisor STATUS Register (sstatus)

Bits	Field Name	Attributes	Description
0	Reserved	WPRI	_
1	SIE	RW	Supervisor Interrupt Enable
[4:2]	Reserved	WPRI	_
5	SPIE	RW	Supervisor Previous Interrupt Enable
[7:6]	Reserved	WPRI	_
8	SPP	RW	Supervisor Previous Privilege Mode
[12:9]	Reserved	WPRI	_

Supervisor interrupts are enabled by setting the SIE bit in sstatus and by enabling the required individual supervisor interrupt in the sie register described in the following section.

6.2.4 Supervisor Interrupt Enable Register (sie)

The required supervisor interrupt (software, timer, and external interrupt) can be enabled by setting the appropriate bit in the sie register described in the following table.

Table 6-11. Supervisor Interrupt Enable Register (sie)

Bits	Field Name	Attributes	Description
0	Reserved	WIRI	_
1	SSIE	RW	Supervisor Software Interrupt Enable
[4:2]	Reserved	WIRI	_
5	STIE	RW	Supervisor Timer Interrupt Enable
[8:6]	Reserved	WIRI	_
9	SEIE	RW	Supervisor External Interrupt Enable
[63:10]	Reserved	WIRI	_

6.2.5 Supervisor Interrupt Pending (sip)

The supervisor interrupt pending (sip) register indicates the interrupts that are currently pending.

Table 6-12. Supervisor Interrupt Pending Register (sip)

Bits	Field Name	Attributes	Description
0	Reserved	WPRI	_
1	SSIP	RW	Supervisor Software Interrupt Pending
[4:2]	Reserved	WPRI	_
5	STIP	RW	Supervisor Timer Interrupt Pending
[8:6]	Reserved	WPRI	_
9	SEIP	RW	Supervisor External Interrupt Pending
[63:10]	Reserved	WPRI	_

6.2.6 Supervisor Cause Register (scause)

When a trap is received in Supervisor mode, scause is written with a code indicating the event that caused the trap. When the event is an interrupt, the most significant bit (MSb) of scause is set to 1, and the least significant bits (LSb) indicate the interrupt number, using the same encoding as the bit positions in sip. For example, a Supervisor Timer interrupt causes scause to be set to 0x8000_0000_0000_0005. scause is also used to indicate the cause of synchronous exceptions, if the MSb of scause is set to 0.

Table 6-13. Supervisor Cause Register (scause)

Bits	Field Name	Attributes	Description
[62:0]	Exception Code	WLRL	A code identifying the last exception. Supervisor Interrupt Exception codes are listed in Table 6-14.
63	Interrupt	WARL	1 if the trap was caused by an interrupt; 0 otherwise.

Table 6-14. Supervisor Interrupt Exception Codes

Interrupt	Exception Code	Description
1	0	Reserved
1	1	Supervisor software interrupt
1	2-4	Reserved
1	5	Supervisor timer interrupt
1	6-8	Reserved
1	9	Supervisor external interrupt
1	≥10	Reserved

continued	continued				
Interrupt	Exception Code	Description			
0	0	Instruction address misaligned Instruction access fault			
0	2	Illegal instruction			
0	3	Breakpoint			
0	4	Reserved			
0	5	Load access fault			
0	6	Store/AMO address misaligned			
0	7	Store/AMO access fault			
0	8	Environment call from U-mode			
0	9-11	Reserved			
0	12	Instruction page fault			
0	13	Load page fault			
0	14	Reserved			
0	15	Store/AMO page fault			
0	≥16	Reserved			

6.2.7 Supervisor Trap Vector (stvec)

By default, all interrupts defined in sie trap to a single address defined in the stvec register. The interrupt handler must read scause and handle the interrupt accordingly. The CPU Core Complex supports interrupt vectors, which enables each interrupt to trap to its own specific interrupt handler. Vectored interrupts can be enabled by setting the stvec.MODE field to 1.

Table 6-15. Supervisor Trap Vector Register (stvec)

Bits	Field Name	Attributes	Description
[1:0]	MODE	WARL	MODE determines whether or not interrupt vectoring is enabled. The field encoding of stvec. MODE is as follows:
			0: (Direct) All exceptions set PC to BASE
			1: (Vectored) Asynchronous interrupts set PC to: BASE + 4 × cause.
			≥2: Reserved
[63:2]	BASE[63:2]	WARL	Interrupt Vector Base Address. Must be aligned on a 128-byte boundary when MODE=1. Note: BASE [1:0] is not present in this register and is implicitly 0.

If vectored interrupts are disabled (stvec.Mode=0), all interrupts trap to the stvec.BASE address. If vectored interrupts are enabled (stvec.Mode=1), interrupts set the PC to $stvec.BASE + 4 \times exception$ code. For example, if a supervisor timer interrupt is taken, the PC is set to stvec.BASE + 0x14. Typically, the trap vector table is populated with jump instructions to transfer control to interrupt-specific trap handlers. In Vectored Interrupt mode, BASE must be 128-byte aligned.

All supervisor Global interrupts are mapped to exception code of 9. Thus, when interrupt vectoring is enabled, the PC is set to address stvec.BASE + 0x24 for any global interrupt. See the supervisor interrupt exception codes in Table 6-14.

6.3 Interrupt Priorities

Local interrupts have higher priority than Global interrupts. If a Local and Global interrupt arrive in the same cycle, the Local interrupt is handled if enabled. Priorities of Local interrupts are determined by the Local interrupt ID, Local Interrupt 47 being the highest priority. For example, if Local Interrupt 47 and 6 arrive in the same cycle, Local Interrupt 47 is handled.

Exception code of the Local Interrupt 47 is also the highest and occupies the last slot in the interrupt vector table. This unique position in the vector table allows the interrupt handler of the Local Interrupt 47 to be placed in-line instead of a jump instruction. The jump instruction is required for other interrupts when operating in Vectored mode. Hence, Local Interrupt 47 must be used for the most critical interrupt in the system.

CPU Core Complex interrupts are prioritized in the following decreasing order of priority:

- Local Interrupt 47 to 0
- · Machine Global interrupts
- · Machine software interrupts
- · Machine timer interrupts
- · Supervisor Global interrupts
- · Supervisor software interrupts
- · Supervisor timer interrupts

Individual priorities of Global interrupts are determined by the PLIC, see 6.5. Platform Level Interrupt Controller.

6.4 Interrupt Latency

Interrupt latency is four cycles and depends on the numbers of cycles it takes from the signaling of the interrupt to the first instruction fetch of the handler. Global interrupts routed through the PLIC incur an additional latency of three cycles, where the PLIC is clocked by the user_clock. If interrupt handler is cached or located in ITIM, the total latency (cycles) of a Global interrupt is $4 + 3 \times [(core clock (Hz) / user clock (Hz)]$.

Additional latency from a peripheral source is not included. Moreover, the Hart does not ignore an arithmetic instruction like "Divide" that is in the execution pipeline. Hence, if an interrupt handler tries to use a register which is the destination register of a divide instruction, the pipeline stalls until the completion of the divide instruction.

6.5 Platform Level Interrupt Controller

The PLIC supports 185 Global interrupts with 7 priority levels and complies with The RISC-V Instruction Set Manual, Volume II: Privileged Architecture, Version 1.10.

6.5.1 PLIC Memory Map

The PLIC memory map is designed for naturally aligned 32-bit memory accesses.

Table 6-16. PLIC Memory Map

PLIC Memory Map				
Address	Width	Attrib utes	Description	Notes
0x0C00_0000	4B	RW	Reserved	
0x0C00_0004	4B	RW	source 1 priority	
0x0C00_0008	4B	RW	source 2 priority	See Table 6-18.
0x0C00_02D0			source 185 priority	

continued	continued					
PLIC Memory Map						
Address	Width	Attrib utes	Description	Notes		
0xC00_02D4 0x0C00_0FFF	-	_	Reserved	_		
0xC00_1000 0x0C00_1014	4B 4B	RO RO	Start of pending array Last word of pending array	See Table 6-19.		
0x0C00_1018 0x0C00_1FFF	-		Reserved	_		
0x0C00_2000 0x0C00_2014	4B 4B	RW RW	Start of Hart 0 M-mode enables End of Hart 0 M-mode enables	See Table 6-21.		
0x0C00_2018 0x0C00_207F	_	_	Reserved	_		

continued									
PLIC Memory Map									
Address	Width	Attrib utes	Description	Notes					
0x0C00_2080 	4B 	RW 	Hart 1 M-mode enables						
0x0C00_2094	4B	RW	End of Hart 1 M-mode enables						
0x0C00_2100 	4B 	RW 	Hart 1 S-mode enables						
0x0C00_2114	4B	RW	End of Hart 1 S-mode enables						
0x0C00_2180 	4B 	RW 	Hart 2 M-mode enables						
0x0C00_2194	4B	RW	End of Hart 2 M-mode enables						
0x0C00_2200 0x0C00_2214	4B 4B	RW RW	Hart 2 S-mode enables End of Hart 2 S-mode enables						
0x0C00_2280 	4B 	RW 	Hart 3 M-mode enables	Same layout as Hart 0 M-mode enables					
0x0C00_2294	4B	RW	End of Hart 3 M-mode enables						
0x0C00_2300 	4B 	RW 	Hart 3 S-mode enables						
0x0C00_2314	4B	RW	End of Hart 3 S-mode enables						
0x0C00_2380 	4B 	RW 	Hart 4 M-mode enables						
0x0C00_2394	4B	RW	End of Hart 4 M-mode enables						
0x0C00_2400	4B	RW 	Hart 4 S-mode enables						
0x0C00_2414	4B	RW	End of Hart 4 S-mode enables						
0x0C00_2480 0x0C1F_FFFF	_	_	Reserved						

PLIC Memory Map								
Address	Width	Attrib utes	Description	Notes				
0x0C20_0000	4B	RW	Hart 0 M-mode priority threshold					
0x0C20_0004	4B	RW	Hart 0 M-mode claim/complete					
0x0C20_1000	4B	RW	Hart 1 M-mode priority threshold					
0x0C20_1004	4B	RW	Hart 1 M-mode claim/complete					
0x0C20_2000	4B	RW	Hart 1 S-mode priority threshold					
0x0C20_2004	4B	RW	Hart 1 S-mode claim/complete					
0x0C20_3000	4B	RW	Hart 2 M-mode priority threshold	See Table 6-23 and Table 6-24.				
0x0C20_3004	4B	RW	Hart 2 M-mode claim/complete					
0x0C20_4000	4B	RW	Hart 2 S-mode priority threshold					
0x0C20_4004	4B	RW	Hart 2 S-mode claim/complete					
0x0C20_5000	4B	RW	Hart 3 M-mode priority threshold					
0x0C20_5004	4B	RW	Hart 3 M-mode claim/complete					
0x0C20_6000	4B	RW	Hart 3 S-mode priority threshold	_				
0x0C20_6004	4B	RW	Hart 3 S-mode claim/complete					
0x0C20_7000	4B	RW	Hart 4 M-mode priority threshold					
0x0C20_7004	4B	RW	Hart 4 M-mode claim/complete					
0x0C20_8000	4B	RW	Hart 4 S-mode priority threshold					
0x0C20_8004	4B	RW	Hart 4 S-mode claim/complete					

6.5.2 Interrupt Sources

The CPU Core Complex exposes 185 Global interrupt signals, these signals are connected to the PLIC. The mapping of these interrupt signals to their corresponding PLIC ID's is provided in the following table.

Table 6-17. PLIC Interrupt ID Mapping

PLIC Interrupt ID Mapping						
IRQ	Peripheral	Description				
1	L2 Cache Controller	Signals when a metadata correction event occurs				
2	L2 Cache Controller	Signals when an uncorrectable metadata event occurs				
3	L2 Cache Controller	Signals when a data correction event occurs				
4	L2 Cache Controller	Signals when an uncorrectable data event occurs				
5	DMA Controller	Channel 0 Done				
6	DMA Controller	Channel 0 Error				
7	DMA Controller	Channel 1 Done				
8	DMA Controller	Channel 1 Error				
9	DMA Controller	Channel 2 Done				
10	DMA Controller	Channel 2 Error				
11	DMA Controller	Channel 3 Done				

	continued					
PLIC Interr	upt ID Mapping					
IRQ	Peripheral	Description				
12	DMA Controller	Channel 3 Error				
[181:13]	Off Core Complex	Connected to global_interrupts signal from MSS peripherals				
182 183	Bus Error Unit Hart0 Bus Error Unit Hart1					
184	Bus Error Unit Hart2	Bus Error Unit described in 4.1.11. Bus Error Unit (BEU).				
185	Bus Error Unit Hart3					
186	Bus Error Unit Hart4					

The Global interrupt signals are positive-level triggered. Any unused Global interrupts (inputs) must be tied to logic 0. In the PLIC, Global Interrupt ID 0 means "no interrupt", therefore, Global interrupts[0] corresponds to PLIC Interrupt ID 1.

6.5.3 Interrupt Priorities Register

Each PLIC interrupt source can be assigned a priority by writing to its 32-bit memory-mapped priority register. A priority value of 0 is reserved to mean "never interrupt" and effectively disables the interrupt. Priority 1 is the lowest active priority, and priority 7 is the highest. Ties between global interrupts of the same priority are broken by the Interrupt ID; interrupts with the lowest ID have the highest effective priority. The priority register description is provided in the following table.

Table 6-18. PLIC Interrupt Priority Register

Base Address = 0x0C00_0000 + 4 × Interrupt ID						
Bits	Field Name	Attributes	Reset	Description		
[2:0]	Priority	WARL	X	Sets the priority for a given global interrupt.		
[31:3]	Reserved	WIRI	X	_		

6.5.4 Interrupt Pending Bits

The current status of the interrupt source can be read from the pending bits in the PLIC. The pending bits are organized as 6 words of 32 bits, see Table 6-19 for the register description. The pending bit for interrupt ID N is stored in bit (N mod 32) of word (N=32). The PLIC includes 6 interrupt pending registers, see Table 6-19 for the first register description and Table 6-20 for the sixth register. Bit 0 of word 0, which represents the non-existent interrupt source 0, is hardwired to zero.

A pending bit in the PLIC can be cleared by setting the associated enable bit, then performing a claim as described in 6.5.7. Interrupt Claim Process.

Table 6-19. PLIC Interrupt Pending Register 1

PLIC Int	PLIC Interrupt Pending Register 1 (pending 1)						
Base Ad	Base Address = 0x0C00_1000						
Bits	Field Name	Attribu tes	Reset	Description			
		103					
0	Interrupt 0 pending	RO	0	Non-existent Global interrupt 0 is hardwired to zero			
1	Interrupt 1 pending	RO	0	Pending bit for Global interrupt 1			
2	Interrupt 2 pending	RO	0	Pending bit for Global interrupt 2			

C	continued							
PLIC In	PLIC Interrupt Pending Register 1 (pending 1)							
Base A	Base Address = 0x0C00_1000							
Bits	its Field Name Attribu Reset Description tes							
31	Interrupt 31 pending	RO	0	Pending bit for Global interrupt 31				

Table 6-20. PLIC Interrupt Pending Register 6

PLIC Int	PLIC Interrupt Pending Register 6 (pending 6)						
Base Ac	ddress = 0x0C00_1014						
Bits Field Name Attribu Reset Description tes				Description			
0	Interrupt 160 Pending	RO	0	Pending bit for Global interrupt 160			
25	Interrupt 185 Pending	RO	0	Pending bit for Global interrupt 185			
[31:26]	Reserved	WIRI	X	_			

6.5.5 Interrupt Enables

Each Global interrupt can be enabled by setting a bit in an Enable register. There are six Enable registers organized as a contiguous array of 32 bits (6 words). Bit 0 of enable word 0 represents the non-existent interrupt ID 0 and is hardwired to 0. 64-bit and 32-bit word accesses are supported in the RV64 systems.

Table 6-21. PLIC Interrupt Enable Register 1 (enable 1)

PLIC Int	PLIC Interrupt Enable Register 1 (enable 1)						
Base Ad	Idress = 0x0C00_2000						
Bits	Field Name	Attributes	Reset	Description			
0	Interrupt 0 Enable	RW	X	Non-existent Global interrupt 0 is hardwired to zero.			
1	Interrupt 1 Enable	RW	X	Enable bit for Global interrupt 1			
2	Interrupt 2 Enable	RW	X	Enable bit for Global interrupt 2			
31	Interrupt 31 Enable	RW	X	Enable bit for Global interrupt 31			

Table 6-22. PLIC Interrupt Enable Register 6 (enable 6)

PLIC Int	PLIC Interrupt Enable Register 6 (enable 6)					
Base Ad	Base Address = 0x0C00_201C					
Bits	Field Name	Attribute s	Reset	Description		
0	Interrupt 160 Enable	RW	X	Enable bit for Global interrupt 160		
25	Interrupt 185 Enable	RW	X	Enable bit for Global interrupt 185		
[31:26]	Reserved	WIRI	X	_		

6.5.6 Priority Thresholds

An interrupt priority threshold can be set using the Threshold register. The Threshold register is a WARL field and a maximum threshold of 7 is supported. The processor core masks the PLIC interrupts that have a priority less than or equal to threshold. For example, a threshold value of zero permits all interrupts with non-zero priority, whereas a value of 7 masks all interrupts.

Table 6-23. PLIC Interrupt Priority Threshold Register (threshold)

Base Address = 0x0C20_0000						
Bits	Field Name	Attributes	Reset	Description		
[2:0]	Threshold	RW	X	Sets the priority threshold.		
[31:3]	Reserved	WIRI	X	_		

6.5.7 Interrupt Claim Process

Processor cores can claim an interrupt by reading the PLIC's Claim/Complete register (described in 6.5.8. Interrupt Completion), which returns the ID of the highest- priority pending interrupt or zero if there is no pending interrupt. A successful claim will also atomically clear the corresponding pending bit on the interrupt source. Processor cores can perform a claim at any time, even if the MEIP bit in the mip register is not set. The claim operation is not affected by the setting of the priority threshold register.

6.5.8 Interrupt Completion

To signal the completion of executing an interrupt handler, the processor core writes the received interrupt ID to the Claim/Complete register. The PLIC does not check whether the completion ID is the same as the last claim ID for that target. If the completion ID does not match an interrupt source that is currently enabled for the target, the completion is ignored.

Table 6-24. PLIC Interrupt Claim or Complete Register

Base Add	Base Address = 0x0C20_0004							
Bits	Field Name	Attributes	Reset	Description				
[31:0]	Interrupt Claim	RW	X	A read of zero indicates that no interrupts are pending. A non-zero read contains the ID of the highest pending interrupt. A write to this register signals completion of the interrupt ID written.				

6.6 Core Local Interrupt Controller

The CLINT includes memory-mapped CSRs for enabling software and timer interrupts. The CLINT register map is provided in the following table.

Table 6-25. CLINT Register Map

Address	Width	Attributes	Description	Notes
0x0200_0000	4B	RW	msip for Hart0	MSIP Registers
0x0200_0004	4B	RW	msip for Hart1	
0x0200_0008	4B	RW	msip for Hart2	
0x0200_000C	4B	RW	msip for Hart3	
0x0200_0010	4B	RW	msip for Hart4	

continued	continued					
Address	Width	Attributes	Description	Notes		
0x0200_0014 0x0200_3FFF	_	_	Reserved	_		
0x0200_4000	8B	RW	mtimecmp for Hart0	Timer compare register		
0x0200_4008	8B	RW	mtimecmp for Hart1			
0x0200_4010	8B	RW	mtimecmp for Hart2			
0x0200_4018	8B	RW	mtimecmp for Hart3			
0x0200_4020	8B	RW	mtimecmp for Hart 4			
0x0200_4028 0x0200_BFF7	_	_	Reserved	_		
0x0200_BFF8	8B	RW	mtime	Timer register		
0x0200_C000 0x0200_FFFF	_	_	Reserved	_		

The following sections describe the CLINT CSRs.

6.6.1 MSIP Register (msip)

Machine mode software interrupts per Hart are enabled by writing to the control register msip. Each msip register is a 32-bit long WARL register. The LSb of msip is reflected in the msip bit of the mip register. Other bits in each msip register are hardwired to zero. At Reset, msip registers are cleared to zero. Software interrupts allow inter-processor core communication in multi-Hart systems by enabling Harts to write to each other's msip bits.

6.6.2 Timer Registers (mtime)

mtime is a 64-bit read-write register that counts the number of cycles of the rtc_toggle signal. A timer interrupt is pending whenever mtime is greater than or equal to the value in the mtimecmp register. The timer interrupt reflects in the mtip bit of the mip register described in 6.1.3. Machine Interrupt Pending Register (mip). At Reset, mtime is cleared to zero, the mtimecmp registers are not reset.

6.6.3 Supervisor Mode Delegation

By default, all interrupts trap to Machine mode including timer and software interrupts. Machine mode software and timer interrupts must be delegated to Supervisor mode. For more information, see 6.2. Supervisor Mode Interrupts.


7. Fabric Interface Controller

PolarFire SoC FPGA provides multiple Fabric Interface Controllers (FIC) to enable connectivity between user logic in the FPGA fabric and MSS. FIC is part of the MSS and acts as a bridge between MSS and the fabric. There are five FICs in the MSS.

7.1 Overview

FICs in PolarFire SoC FPGA are referred as FIC0, FIC1, FIC2, FIC3, and FIC4 as shown in the following figure.

Figure 7-1. FIC Block Diagram



There are three 64-bit AXI4 FICs, one 32-bit APB interface FIC, and one 32-bit AHB-Lite interface FIC, see Table 7-1.

Table 7-1. FICs in PolarFire SoC FPGA

FIC Interface	Description
FIC0 and FIC1	Provides two 64-bit AXI4 bus interfaces between the MSS and the fabric. Both FIC0 and FIC1 can be mastered by MSS and fabric and can have slaves in MSS and fabric. FIC0 is used for data transfers to/from the fabric. FIC1 is used for data transfers to/from the fabric and PCIe Controller hard block in the FPGA.

continued	continued					
FIC Interface	Description					
FIC2	Provides a single 64-bit AXI4 bus interface between the MSS and the fabric. It is mastered by the fabric and has slaves in the MSS. It is primarily used to access non-cached DDR memory through the DDR controller inside the MSS block.					
FIC3	Provides a single 32-bit APB bus interface between the MSS and the fabric. It is mastered by the MSS and has slaves in the fabric. It can be used to configure PCle and XCVR Hard blocks.					
FIC4	This FIC is dedicated to interface with the User Crypto Processor. This provides two 32-bit AHB-Lite bus interfaces between Crypto Processor and the fabric. One of them is mastered by fabric and the Crypto processor acts as slave. The other is mastered by the DMA controller of the User Crypto Processor and has a slave in the fabric.					

Each FIC can operate on a different clock frequency, defined as a ratio of the MSS main clock. The FIC is a hard block, which also contains a (Delay Locked Loop) DLL, enabling or disabling it will not consume any user logic. If the frequency of the FIC block is greater than or equal to 125 MHz, then the DLL must be enabled for removing clock insertion delay. If the frequency of the FIC block is less than 125 MHz, then the DLL must be bypassed. FICs can be configured independently using the MSS configurator.

7.1.1 Address Range

The following table lists the FIC address range in the MSS. FIC0 and FIC1 has two regions, which can be configured using the MSS configurator.

Table 7-2. FIC Memory Map

FIC Interface	No. of Regions	Start Address	End Address	Description
FIC0	2	0x60000000	0x7FFFFFF	512 MB
		0x20_00000000	0x2F_FFFFFFF	64 GB
FIC1 2		0xE0000000	0xFFFFFFF	512 MB
		0x30_00000000	0x3F_FFFFFFF	64 GB
FIC3	1	0x40000000	0x5FFFFFF	512 MB

Note: FIC2 is an AXI4 slave interface from the FPGA fabric and does not show up on the MSS memory map. FIC4 is dedicated to the User Crypto Processor and does not show up on the MSS memory map.

7.2 FIC Reset

FICs are enabled on system startup by enabling their clock and reset. Each FIC has dedicated clock and reset enable bit in the SUBBLK_CLOCK_CR and SOFT_RESET_CR system registers, respectively. These system register definitions and their offsets are provided in the PolarFire SoC baremetal library. For more information about the MSS system register definitions and their offsets, see github.com/polarfire-soc/hart-software-services/blob/master/baremetal/polarfire-soc-bare-metal-library/src/platform/mpfs_hal/common/mss_sysreg.h. System registers are also described in PolarFire SoC Device Register Map.

FICs can also be reset using the MSS_RESET_N_F2M signal.

7.3 Timing Diagrams

To be updated.

7.4 Configuring FICs

FICs can be configured using the Standalone MSS Configurator. For more information, see PolarFire SoC Standalone MSS Configurator User Guide.

8. Boot Process

PolarFire SoC devices include a 128 KB eNVM and 56 KB sNVM for storing the boot code. The MSS supports the following boot modes:

- IDLE boot: In this mode, the MSS boots up from eNVM, ITIM, or L2 cache using a debugger.
- User non-secure boot: In this mode, the MSS boots directly from eNVM or Fabric LSRAMs.
- User secure boot: In this mode, the boot sequence is as follows:
 - a. At system startup, the system controller copies the customer boot code from sNVM to E51 DTIM.
 - b. After a successful authentication of the eNVM image, the execution jumps to eNVM.
- · Factory secure boot: In this mode, the boot sequence is as follows:
 - At system startup, the system controller copies the default factory boot code from its private memory to E51 DTIM.
 - b. After a successful authentication of the eNVM image, the execution jumps to eNVM.

For more information about the MSS booting and configuration, see PolarFire FPGA and PolarFire SoC FPGA Device Power-Up and Resets User Guide and PolarFire SoC Software Development and Tool Flow User Guide.

9. Resets

The MSS can be reset by any of the following sources:

- Power cycle
- · System Controller
- · FPGA fabric
- · CPU Debugger
- E51 Watchdog

The following table lists all the Reset signals of the MSS.

Table 9-1. Reset Signals

Reason	Reset Reason Bit	Asserted By	Description
SCB_PERIPH_RESET	0	SCB	This is the POR signal. This signal fully resets the MSS. Additional bits in the SOFT-RESET register also allow the SCB registers to be reset.
SCB_MSS_RESET	1	SCB, CPU, MSS	This signal resets the full MSS including the CPU Core Complex, peripherals, and the entire AXI system. This signal does not reset SCB registers.
SCB_CPU_RESET	2	SCB, CPU, MSS	This signal resets only the CPU Core Complex. This Reset signal must be used carefully because in most cases the MSS requires resetting at the same time to clear outstanding AXI transactions.
DEBUGER_RESET	3	Debugger	This signal is asserted by the CPU Core Complex debugger and has the same effect as the SCB_MSS_RESET.
FABRIC_RESET	4	Fabric	This is asserted by the fabric (MSS_RESET_N_F2M) and has the same effect as the SCB_MSS_RESET. This Reset signal is disabled by a system register bit at Reset and does not function until enabled.
WDOG_RESET	5	Watchdog	This signal indicates that the watchdog (WDOG0) Reset has activated.
GPIO_RESET	6	Fabric	This indicates that the fabric GPIO Reset was asserted, it will reset the GPIO blocks if the GPIOs are configured to be reset by this signal, it does not reset the MSS.
SCB_BUS_RESET	7	Fabric	Indicates that SCB bus Reset occurred.
CPU_SOFT_RESET	8	MSS	Indicates CPU Core Complex Reset was asserted using the soft reset register.

For more information, see PolarFire FPGA and PolarFire SoC FPGA Device Power-Up and Resets User Guide.

There is an additional register SOFT_RESET_CR, which is used to Reset all MSS peripherals after the MSS Reset. The SOFT_RESET_CR register is described in PolarFire SoC Device Register Map. To view the register description of SOFT_RESET_CR, follow these steps:

- 1. Download and unzip the register map folder.
- 2. Using a browser, open the pfsoc_regmap.htm file from <\$download_folder>\Register Map\PF SoC RegMap Vx x.
- 3. Select PFSOC MSS TOP SYSREG and find the SOFT_RESET_CR register to view its description.

10. Clocking

An off-chip 100 MHz or 125 MHz reference clock can be fed into the following PLLs:

- MSS PLL: Generates up to 625 MHz CPU clock, 80 MHz Standby
- DDR PLL: Generates 400 MHz, actual frequency depends on the DDR type
- SGMII PLL: Generates clocks for SGMII PHY and GEMs

Note: These PLLs are located at NW corner of the device close to MSS. On "-1" devices, the MSS PLL supports up to 667 MHz. On "STD" devices, MSS PLL supports up to 625 MHz.

These PLLs are used to generate the main clocks for the various blocks in the MSS. The majority of the MSS is clocked from a 600 MHz or less (CPU)/300 MHz or less (AMBA subsystem) clock derived from the MSS PLL via a clock divider.

The CPU cores, L2 Cache, and AMBA infrastructure are clocked from the MSS PLL through a set off dividers. During normal operation, the PLL clock is divided by 1 for the CPU cores, by 2 for the L2 Cache and AXI bus, and by 4 for the AHB/APB bus.

At power-up and after MSS Reset, the MSS is clocked from the on-chip 80 MHz RC oscillator. This clock source can be switched to the MSS clock source dynamically during boot-up using the embedded firmware running on E51. There is no switching of clock sources at device power-up; the MSS PLL remains operational.

The SGMII PLL generates the necessary clocks required for the SGMII PHY block.

The DDR PLL generates the necessary clocks required for the DDR PHY and for the DFI interface to the DDR controller in the MSS.

Five clocks are sourced from the FPGA fabric into the MSS. These five clocks are fed into the DLLs of FICs to enable direct clocking of signals at each fabric interface with sufficient setup and hold times (only when the clock frequency is greater than 125 MHz). DLLs are not used if the clock frequency is below 125 MHz. For clock frequency below 125 MHz, the clocks from the fabric are used directly with positive to negative edge clocking to guarantee setup and hold times in both directions. These five clocks may be sourced from global clock lines in the fabric.

For more information about MSS Clocking, see PolarFire FPGA and PolarFire SoC FPGA Clocking Resources User Guide.

11. MSS Memory Map

The overall PolarFire SoC memory map consists of the following:

- CPU Core Complex address space, see Table 11-1.
- Peripherals address space, see PolarFire SoC Device Register Map.
- Memory address space, see Table 11-2.

Table 11-1. CPU Core Complex Address Space

Start Address	End Address	Attributes	Description
0x0000_0000	0x0000_00FF	_	Reserved
0x0000_0100	0x0000_0FFF	RWX	Debug
0x0000_1000	0x00FF_FFFF	_	Reserved
0x0100_0000	0x0100_1FFF	RWXA	E51 DTIM
0x0100_2000	0x016F_FFFF	_	Reserved
0x0170_0000	0x0170_0FFF	RW	Bus Error Unit 0
0x0170_1000	0x0170_1FFF	RW	Bus Error Unit 1
0x0170_2000	0x0170_2FFF	RW	Bus Error Unit 2
0x0170_3000	0x0170_3FFF	RW	Bus Error Unit 3
0x0170_4000	0x0170_4FFF	RW	Bus Error Unit 4
0x0170_5000	0x017F_FFFF	_	Reserved
0x0180_0000	0x0180_1FFF	RWXA	E51 Hart 0 ITIM
0x0180_2000	0x0180_7FFF	_	Reserved
0x0180_8000	0X0180_EFFF	RWXA	U54 Hart 1 ITIM
0x0180_F000	0x0180_FFFF	_	Reserved
0x0181_0000	0x0181_6FFF	RWXA	U54 Hart 2 ITIM
0x0181_7000	0x0181_7FFF	_	Reserved
0x0181_8000	0X0181_EFFF	RWXA	U54 Hart 3 ITIM
0x0181_F000	0x0181_FFFF	_	Reserved
0x0182_0000	0x0182_6FFF	RWXA	U54 Hart 4 ITIM
0x0182_7000	0x01FF_FFFF	_	Reserved
0x0200_0000	0x0200_FFFF	RW	CLINT
0x0201_0000	0x0201_0FFF	RW	Cache Controller
0x0201_1000	0x0201_FFFF	_	Reserved
0x0202_0000	0x0202_0FFF	RW	WCB
0x0202_1000	0x02FF_FFFF	_	Reserved
0x0300_0000	0x030F_FFFF	RW	DMA Controller
0x0310_0000	0x07FF_FFFF	_	Reserved
0x0800_0000	0x081F_FFFF	RWX	L2-LIM

continued							
Start Address	End Address	Attributes	Description				
0x0820_0000	0x09FF_FFFF	_	Reserved				
0x0A00_0000	0x0BFF_FFFF	RWXC	L2 Zero Device				
0x0C00_0000	0x0FFF_FFFF	RW	PLIC				
0x1000_0000	0x1FFF_FFFF	_	Reserved				

The address range 0x2000_0000 - 0x27FF_FFFF includes the default base addresses (LOW) of low-speed peripherals and base addresses of high-speed peripherals. The address range 0x2800_0000 - 0x2812_6FFF, includes the alternate base addresses (HIGH) of low-speed peripherals. For more information, see PolarFire SoC Device Register Map. The low-speed peripherals can be accessed using the two address ranges (HIGH or LOW) in the memory map. This ensures efficient use of the PMP registers to isolate two AMP contexts.

PolarFire SoC Device Register Map is an easy-to-use web page, which lists and describes the PolarFire SoC memory map. To view the overall PolarFire SoC memory map, follow these steps:

- 1. Download and unzip the register map folder.
- 2. Using a browser, open the pfsoc_regmap.htm file from <\$download_folder>\Register Map\PF SoC RegMap Vx x.
- 3. Select MMUARTO LO to view the subsequent register descriptions and details.
- 4. Similarly, select the required block to view its subsequent register descriptions and details.

Table 11-2. Memory Address Space

Start Address	End Address	Attributes	Description
0x3000_0000	0x3FFF_FFFF	RWX	IOSCB-DATA CPU Core Complex - D0 (AXI Switch Master Port M10)
0x3708_0000	0x3708_0FFF	RWX	IOSCB-CONFIGURATION
0x4000_0000	0x5FFF_FFFF	RWX	FIC3 - 512 MB CPU Core Complex - D0 (AXI Switch Master Port M10)
0x6000_0000	0x7FFF_FFFF	RWX	FIC0 - 512 MB CPU Core Complex - F0 (AXI Switch Master Port M12)
0x8000_0000	0xBFFF_FFFF	RWXC	DDR Cached Access - 1 GB
0xC000_0000	0xCFFF_FFFF	RWX	DDR Non-Cached Access - 256 MB
0xD000_0000	0xDFFF_FFFF	RWX	DDR Non-Cached WCB Access - 256 MB CPU Core Complex - NC (AXI Switch Master Port M14)
0xE000_0000	0xFFFF_FFFF	RWX	FIC1 - 512 MB CPU Core Complex - F1 (AXI Switch Master Port M13)
0x01_0000_0000	0x0F_FFFF_FFF	_	Reserved
0x1C_0000_0000	0x1F_FFFF_FFF	_	Reserved
0x10_0000_0000	0x13_FFFF_FFF	RWXC	DDR Cached Access - 16 GB
0x14_0000_0000	0x17_FFFF_FFF	RWX	DDR Non-Cached Access - 16 GB
0x18_0000_0000	0x1B_FFFF_FFF	RWX	DDR Non-Cached WCB Access - 16 GB
0x20_0000_0000	0x2F_FFFF_FFF	RWX	FIC0 - 64 GB
0x30_0000_0000	0x3F_FFFF_FFF	RWX	FIC1 - 64 GB

Note: Memory Attributes: R - Read, W- Write, X - Execute, C - Cacheable, A - Atomics.

Note: FIC2 is an AXI4 slave interface from the FPGA fabric and does not show up on the MSS memory map. FIC4 is dedicated to the User Crypto Processor and does not show up on the MSS memory map.

12. Revision History

Revision	Date	Description
С	12/2021	 Updated the fabric to MSS interrupt name from "fabric_f2h" to "MSS_INT_F2M" in Table 6-1. Added the minimum AHB or APB clock frequency requirement for driving eNVM. See 4.6. AXI-to-AHB. Updated DDR3 and LPDDR3 speed in Table 4-47. Removed MSS-specific power management information from 10. Clocking. Added information about SOFT_RESET_CR system register, which is used to Reset all MSS peripherals in 9. Resets and 4.12. Peripherals. Updated the 8. Boot Process section to include information about MSS boot modes. Updated the 4.1.11. Bus Error Unit (BEU) section to mention that BEUs are used for reporting errors only in L1 instruction and data caches. Updated the information about how to reset FICs, see 7.2. FIC Reset.
В	08/2021	 Updated table Table 4-49. Added 5. System Registers. Removed memory and peripherals addresses from Table 11-1 and renamed the table title to "CPU Core Complex Address Space". Added Table 11-2. In 11. MSS Memory Map, added steps to describe how to use PolarFire SoC Device Register Map. Throughout the document, removed peripherals memory map and pointed to PolarFire SoC Device Register Map.
A	04/2021	 Converted the document type to MSS Technical Reference Manual from MSS User Guide. Document converted to Microchip format and document number changed from UG0880 to DS60001702A
3.0	09/2020	 Updated for Libero SoC v12.5. Updated 10. Clocking. Added 4.2.1. AXI Switch Arbitration. Updated 4.1.10. Write Combining Buffer (WCB). Added PMP register usage information, see 4.1.4. Physical Memory Protection.
2.0	04/2020	 Updated the detailed MSS Block diagram, see Figure 3-1. Added 4.1.12.1. Debug CSRs, 4.1.12.2. Breakpoints, and 4.1.12.3. Debug Memory Map. Added 4.1.10. Write Combining Buffer (WCB). Added the CPU memory map to the MSS memory map, see Table 11-1. Updated FIC1 information, see 4.3. Fabric Interface Controllers (FICs) and Table 7-1.

continued					
	Revision	Date	Description		
	1.0	10/2019	This the first publication of this document.		

Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call 800.262.1060
- From the rest of the world, call 650.318.4460
- Fax, from anywhere in the world, 650.318.8044

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
 guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.

- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code
 protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright
 Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code
 protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly
 evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY,

ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-5224-9481-2

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAC	A CLA /DA CIFIC	A CLA /DA CUEIO	FURORE
AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
Tel: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
Technical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
www.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
Web Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
www.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
Atlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Duluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
Tel: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
Fax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
Austin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Tel: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Boston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Westborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
Tel: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
Fax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
Itasca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
Tel: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
Fax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
Dallas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
Addison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
Tel: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
Fax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
Detroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
Novi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
Tel: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
Houston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
Tel: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
Indianapolis	China - Xiamen		Tel: 31-416-690399
Noblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
Tel: 317-773-8323	China - Zhuhai		Norway - Trondheim
Fax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
Tel: 317-536-2380			Poland - Warsaw
Los Angeles			Tel: 48-22-3325737
Mission Viejo, CA			Romania - Bucharest
Tel: 949-462-9523			Tel: 40-21-407-87-50
Fax: 949-462-9608			Spain - Madrid
Tel: 951-273-7800			Tel: 34-91-708-08-90
Raleigh, NC			Fax: 34-91-708-08-91
Tel: 919-844-7510			Sweden - Gothenberg
New York, NY			Tel: 46-31-704-60-40
Tel: 631-435-6000			Sweden - Stockholm
San Jose, CA			Tel: 46-8-5090-4654
Tel: 408-735-9110			UK - Wokingham
Tel: 408-436-4270			Tel: 44-118-921-5800
Canada - Toronto			Fax: 44-118-921-5820
Tel: 905-695-1980			
Fax: 905-695-2078			