

**TU0775**

**Tutorial**

# **PolarFire FPGA: Building a Mi-V Processor Subsystem**



---

a  **MICROCHIP** company



a  MICROCHIP company

**Microsemi Headquarters**

One Enterprise, Aliso Viejo,  
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

Email: [sales.support@microsemi.com](mailto:sales.support@microsemi.com)

[www.microsemi.com](http://www.microsemi.com)

©2021 Microsemi, a wholly owned subsidiary of Microchip Technology Inc. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

### About Microsemi

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Learn more at [www.microsemi.com](http://www.microsemi.com).

# Contents

---

<b>1</b>	<b>Revision History</b>	<b>1</b>
1.1	Revision 9.0	1
1.2	Revision 8.0	1
1.3	Revision 7.0	1
1.4	Revision 6.0	1
1.5	Revision 5.0	1
1.6	Revision 4.0	1
1.7	Revision 3.0	1
1.8	Revision 2.0	2
1.9	Revision 1.0	2
<b>2</b>	<b>Building a Mi-V Processor Subsystem</b>	<b>3</b>
2.1	Requirements	3
2.2	Prerequisites	4
2.3	Design Description	4
2.3.1	Fabric RAMs Initialization	5
2.4	Creating a Mi-V Processor Subsystem	5
2.4.1	Creating a Libero Project	5
2.4.2	Creating a New SmartDesign Component	6
2.4.3	Instantiating IP Cores in SmartDesign	6
2.4.4	Connecting IP Instances in SmartDesign	18
2.4.5	Generating SmartDesign Component	22
2.4.6	Managing Timing Constraints	22
2.4.7	Running the Libero Design Flow	23
<b>3</b>	<b>Building the User Application Using SoftConsole</b>	<b>33</b>
3.1	Creating a Mi-V SoftConsole Project	33
3.2	Downloading the Firmware Drivers	36
3.3	Importing the Firmware Drivers	37
3.4	Creating the main.c File	39
3.5	Mapping Firmware Drivers and the Linker Script	40
3.6	Mapping Memory and Peripheral Addresses	46
3.7	Setting the UART Baud Rate	48
3.8	Building the Mi-V Project	49
3.9	Debugging the User Application Using SoftConsole	50
3.10	Debugging the User Application from DDR3 Memory	56
<b>4</b>	<b>Appendix 1: Programming the Device Using FlashPro Express</b>	<b>57</b>
<b>5</b>	<b>Appendix 2 - References</b>	<b>60</b>
<b>6</b>	<b>Appendix 3 - DDR3 Configuration</b>	<b>61</b>

# Figures

Figure 1	Download New Cores Option	4
Figure 2	Block Diagram	4
Figure 3	New Project Details	5
Figure 4	Device Selection	6
Figure 5	Create New SmartDesign	6
Figure 6	Mi-V Configuration	7
Figure 7	TCM and DDR3 Memory Map	8
Figure 8	CoreAXI4Interconnect Configurator – Bus Configuration Section	9
Figure 9	CoreAXI4Interconnect - Master0 Configuration	9
Figure 10	CoreAXI4Interconnect Configurator – Slave0 Configuration	10
Figure 11	Crossbar Configuration and Enabling Master Write Access Settings	10
Figure 12	Apply Option for MPF300T	11
Figure 13	DDR3 General Configuration	11
Figure 14	DDR3 Controller Configuration	12
Figure 15	CoreAPB3 Configuration	13
Figure 16	CoreGPIO Configuration	14
Figure 17	CoreSPI Configuration	15
Figure 18	CCC Configurator Clock Options PLL Tab	16
Figure 19	CCC Configurator Output Clocks Tab	16
Figure 20	INIT_MONITOR Configuration	17
Figure 21	Top SmartDesign with All Components Instantiated	18
Figure 22	Connection Method	18
Figure 23	Mi-V Subsystem Connected	19
Figure 24	Edit Slices Window	21
Figure 25	Generate Component Icon	22
Figure 26	Derive Constraints Button	22
Figure 27	Derived Constraints	22
Figure 28	I/O Attributes	24
Figure 29	Edit with I/O Editor Option	24
Figure 30	Port View	24
Figure 31	I/O Editor Design View – DDR3 Selection	24
Figure 32	Memory View [active] Tab with DDR3 Subsystem Placement	24
Figure 33	DDR3_0 Placed	25
Figure 34	Fabric RAMs Tab	26
Figure 35	Edit Fabric RAM Initialization Client Dialog Box	26
Figure 36	Import Memory File Dialog Box	27
Figure 37	Fabric RAMs Tab - Apply Button	27
Figure 38	Design Initialization Data	28
Figure 39	SPI Flash Tab	28
Figure 40	COM Port Number	30
Figure 41	Connection Type Selection	30
Figure 42	PutTY Configuration	31
Figure 43	Hello World String	32
Figure 44	Hello World String After the Board is Power Cycled	32
Figure 45	Workspace Launcher	33
Figure 46	New C Project Creation	33
Figure 47	C Project Dialog Box	34
Figure 48	Select Configurations Dialog Box	34
Figure 49	GNU RISC-V Cross Toolchain	35
Figure 50	Empty Mi-V Project	35
Figure 51	Firmware Catalog Window	36
Figure 52	RISCV HAL Files Report	36
Figure 53	CoreUARTapb Files Report	36
Figure 54	CoreGPIO Files Report	37

Figure 55	CoreSPI Driver Files Report	37
Figure 56	Import Option	37
Figure 57	Import Dialog Box	38
Figure 58	Import Dialog Box - Page 2	38
Figure 59	main.c File Creation	39
Figure 60	The main.c file	39
Figure 61	The hw_platform.h File	40
Figure 62	Unresolved Header Files	40
Figure 63	C/C++ Build Settings	40
Figure 64	Target Processor Tool Settings	41
Figure 65	GNU RISC-V Cross C Compiler Tool Settings	41
Figure 66	Add Directory Path Dialog Box	42
Figure 67	CoreGPIO Folder Selection	42
Figure 68	Tool Settings Tab with CoreGPIO Path Added	42
Figure 69	Tool Settings Tab After Successful Mapping	43
Figure 70	Selecting the Linker Script	44
Figure 71	Linker Script Default Mapping	45
Figure 72	RISC-V Flash Image Settings	46
Figure 73	Linker Script	47
Figure 74	Updated hw_platform.h File	47
Figure 75	System Clock Frequency Definition	48
Figure 76	Hex File	49
Figure 77	Debug Icon	50
Figure 78	Create, manage, and run configurations Window – Main Tab	50
Figure 79	MiV_uart_blinky.elf Selection	51
Figure 80	Create, manage, and run configurations Window – Debugger Tab	52
Figure 81	Debug Settings- Startup Tab	53
Figure 82	Confirm Perspective Switch Dialog Box	53
Figure 83	First Instruction in the main.c File	54
Figure 84	Resume Application Execution	54
Figure 85	Hello World in Debug Mode	54
Figure 86	Mi-V Register Values	55
Figure 87	Variable Values	55
Figure 88	RAM Start Address Parameters	56
Figure 89	Debugging from DDR3	56
Figure 90	FlashPro Express Job Project	57
Figure 91	New Job Project from FlashPro Express Job	58
Figure 92	Programming the Device	58
Figure 93	FlashPro Express—RUN PASSED	59
Figure 94	General Tab	61
Figure 95	Memory Initialization	62
Figure 96	Memory Timing	63
Figure 97	Controller	64
Figure 98	Misc	64

# Tables

---

Table 1	Tutorial Requirements .....	3
Table 2	CCC_0_0 Pin Connections .....	20
Table 3	DEBUG_TARGET Pin Connections .....	20
Table 4	AXI4_Interconnect_0 Pin Connections .....	21
Table 5	APB3_0 Pin Connections .....	21
Table 6	Jumper Settings .....	29

# 1 Revision History

---

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the current publication.

## 1.1 Revision 9.0

The following is a summary of the changes made in this revision.

- LSRAM was renamed to TCM throughout the document.
- Added [Figure 6](#), page 7.
- Updated the reason for using the CoreAXI4Interconnect IP in [Instantiating AXI Interconnect Bus IP](#), page 8.
- Updated the start and end addresses of AXI4 Slave0 port in [Instantiating AXI Interconnect Bus IP](#), page 8.
- Updated [Figure 10](#), page 10.
- Updated the SYS\_CLK\_FREQ macro definition from 111111000UL to 83333000UL, see [Mapping Memory and Peripheral Addresses](#), page 46.

## 1.2 Revision 8.0

The following is a summary of the changes made in this revision.

- Updated for Libero SoC v2021.1.
- Updated [Table 1](#), page 3.
- Added [Appendix 3 - DDR3 Configuration](#), page 61.

## 1.3 Revision 7.0

The following is a summary of the changes made in this revision.

- Updated [Figure 2](#), page 4.
- Replaced [Figure 6](#), page 7, and [Figure 23](#), page 19.
- Removed sections [Instantiating On-chip SRAM](#), page 10, [Instantiating the AXI3 to AHB-Lite Bridge](#), page 14, [Instantiating the AHB-Lite Bus](#), page 14, and [Instantiating the AHB-Lite to APB3 Bridge](#), page 14.
- Updated section [Connecting IP Instances in SmartDesign](#), page 18.

## 1.4 Revision 6.0

Updated for Libero SoC v12.5.

## 1.5 Revision 5.0

The following is a summary of the changes made in this revision.

- Updated for Libero SoC v12.2.
- Updated the design for AXI-based Mi-V Soft Processor for an enhanced performance with DDR memories.
- Removed Libero SoC and SoftConsole version numbers.

## 1.6 Revision 4.0

The following is a summary of the changes made in this revision.

- Added [Fabric RAMs Initialization](#), page 5.
- The document was updated for Libero SoC v12.0.

## 1.7 Revision 3.0

The following is a summary of the changes made in this revision.

- Added [Design Description](#), page 4.
- The document was updated for Libero SoC PolarFire v2.1.

## 1.8 Revision 2.0

The following is a summary of the changes made in this revision.

- The document was updated for the Mi-V processor upgrade.
- The document was updated for Libero SoC PolarFire v2.0 and SoftConsole v5.2. For more information, see [Building the User Application Using SoftConsole](#), page 33.
- Information about TCM initialization from external SPI flash was added. For more information, see [Configure Design Initialization Data and Memories](#), page 25.

## 1.9 Revision 1.0

The first publication of this document.



## 2 Building a Mi-V Processor Subsystem

Microchip offers the Mi-V processor IP and software toolchain free of cost to develop RISC-V processor-based designs. RISC-V, a standard open instruction set architecture (ISA) under the governance of the RISC-V foundation, offers numerous benefits, which include enabling the open source community to test and improve cores at a faster pace than closed ISAs.

PolarFire® FPGAs support Mi-V soft processors to run user applications. The objective of the tutorial is to build a Mi-V processor subsystem that can execute an application from the designated fabric RAMs initialized from the sNVM/SPI Flash. The tutorial also describes how to build a RISC-V application using SoftConsole and run it on a PolarFire Evaluation Board.

### 2.1 Requirements

The following table lists the tutorial requirements for building a Mi-V processor subsystem.

**Table 1 • Tutorial Requirements**

Requirement	Version
<b>Hardware</b>	
Host PC	Windows 7, 8.1, or 10
POLARFIRE-EVAL-KIT (MPF300TS-FCG1152I) – 12 V/5 A AC power adapter and cord – USB 2.0 A to mini-B cable	Rev D or Rev E <sup>1</sup>
<b>Software</b>	
Libero SoC Design Suite	See the <code>readme.txt</code> file provided in the design files for all software versions needed to create this reference design.
Firmware Catalog <sup>2</sup>	
SoftConsole	See the <code>readme.txt</code> file provided in the design files for all software versions needed to create this reference design.
PuTTY (serial terminal emulation program)	

1. Rev E Kit has a different on-board DDR part. For more information, refer to [PolarFire Evaluation Kit Quick Start Guide](#).
2. Firmware catalog is included in the installation package of Libero SoC.

## 2.2 Prerequisites

- Download the design files from:  
[http://soc.microsemi.com/download/rsc/?f=mpf\\_tu0775\\_df](http://soc.microsemi.com/download/rsc/?f=mpf_tu0775_df)  
 The design files folder contains the following folders:
  - Programming\_Job:** Two programming files (.job) one each for Rev D (top\_RevD.job) and Rev E (top\_RevE.job) Kit are provided.
  - Solution:** Contains the final Libero and SoftConsole projects for reference
  - Source:** Contains the source files required to complete this tutorial
- Download and install Libero SoC from:  
<https://www.microsemi.com/product-directory/design-resources/1750-libero-soc#downloads>
- Download and install SoftConsole from:  
<https://www.microsemi.com/products/fpga-soc/design-resources/design-software/softconsole#downloads>
- From the Libero Catalog, download the latest versions of the IP cores from the warning pop-up as shown in the following figure.

Figure 1 • Download New Cores Option




## 2.3 Design Description

The tutorial describes how to create a Mi-V subsystem for executing user applications. The user application can be stored in  $\mu$ PROM, sNVM, or an external SPI flash. At device power-up, the PolarFire System Controller initializes the designated TCM with the user application and releases the system reset. If the user application is stored in SPI Flash, the System Controller uses the SC\_SPI interface for reading the user application from SPI Flash. The given user application prints the UART message "Hello World!" and blinks user LEDs on the board.

The following figure shows the top-level block diagram of the design.

Figure 2 • Block Diagram



## 2.3.1 Fabric RAMs Initialization

Each logical RAM instance in the design can be initialized from a different source— sNVM,  $\mu$ PROM, or SPI-Flash. The initialization client storage location is configurable. Generate the initialization data to add the initialization clients to the chosen non-volatile memories and program the device. Program SPI-Flash, if chosen as storage location for initialization data. For more information, see [Configure Design Initialization Data and Memories](#).

**Note:** Libero SmartDesign and configuration screen shots shown in this tutorial are for illustration purpose only. Open the Libero project to see the latest updates and IP versions.

## 2.4 Creating a Mi-V Processor Subsystem

Creating a Mi-V processor subsystem involves:

- [Creating a Libero Project](#)
- [Creating a New SmartDesign Component](#)
- [Instantiating IP Cores in SmartDesign](#)
- [Connecting IP Instances in SmartDesign](#)
- [Generating SmartDesign Component](#)
- [Managing Timing Constraints](#)
- [Running the Libero Design Flow](#)


This section describes all of the steps required to create a Mi-V processor subsystem on a new SmartDesign canvas.

### 2.4.1 Creating a Libero Project

Follow these steps to create a Libero project:

1. On the Libero Menu bar, click **Project > New Project**.
2. Enter the following details, and click **Next**.
  - Project name: PF\_Mi\_V\_Tut
  - Project location: For example, F:/Libero\_Projects
  - Preferred HDL type: Verilog

**Figure 3 • New Project Details**



3. To choose the PolarFire device present on the PolarFire Evaluation Board, select the following settings in the **Device Selection** window, and click **Next**.
  - Family: PolarFire
  - Die: MPF300TS
  - Package: FCG1152
  - Speed: -1
  - Range: IND
  - Part Number: MPF300TS-1FCG1152I

**Figure 4 • Device Selection**

Currently selected device is MPF300TS-1FCG1152I

Part filter

Family:  Die:  Package:   
 Speed:  Range:

Search part:

Part Number	DFF	User I/Os	uSRAM	LSRAM	Math	H-Chip Globals	PLL	DLL
MPF300TS-1FCG1152I	299544	512	2772	952	924	48	8	8

4. In the **Device Settings** window, click **Next** to retain the default core voltage and I/O settings.
5. In the **Add HDL Sources** window, click **Next** to retain the default settings.
6. In the **Add constraints** window, click **Import file** to import the I/O constraint file.
7. In the **Import files** window, locate the `io_constraints.pdc` file in the `DesignFiles_directory\Source\io` folder, and double-click it.
8. Click **Finish**.  
The **Log** pane displays a message indicating that the PF\_Mi\_V\_Tut project was created.

## 2.4.2 Creating a New SmartDesign Component

To create a new SmartDesign component:

1. In Libero, select **File > New > SmartDesign**.
2. In the **Create New SmartDesign** dialog box, enter **top** as the name of the new SmartDesign project, as shown in the following figure.

**Figure 5 • Create New SmartDesign**

Create New SmartDesign

Name:

3. Click **OK**.

The **top SmartDesign** component is created.

## 2.4.3 Instantiating IP Cores in SmartDesign


When an IP core is dragged from the Catalog to SmartDesign, Libero prompts you to name the component, and if applicable, to configure the IP core. After the core is configured, Libero generates the component for that core and instantiates it in SmartDesign.

### 2.4.3.1 Instantiating Mi-V Processor IP

1. From the Catalog, drag the **MiV\_RV32** to SmartDesign.
2. In the **Create Component** dialog box, enter **MiV\_RV32\_C0** as the component name, and click **OK**.
3. In the Configurator, set the following configuration:
  - Set **Reset Vector Address** -> **Upper 16 bits (Hex)** to **0x8000** and retain the default setting for **Lower 16 Bits (Hex)** as shown in Figure 6, page 7. This is the address the processor will start executing from after a reset.

Figure 7, page 8 shows the memory map of TCM and DDR3 memory.

**Figure 6 • Mi-V Configuration**



The image shows the 'Mi-V Configuration' dialog box with the 'Configuration' tab selected. The 'Memory Map' tab is also visible. The dialog is organized into several sections:

- Extension Options:** RISC-V Extensions: I, Multiplier: Fabric.
- Interface Options:**
  - AHB Master: None, AHB Mirrored I/F: ☐
  - APB Master: APB3, APB Mirrored I/F: ☐
  - AXI Master: AXI4, AXI Mirrored I/F: ☐
- Reset Vector Address:**
  - Upper 16bits (Hex): 0x8000
  - Lower 16bits (Hex): 0x0
- BootROM Options:** BootROM: ☐ Reconfigure BootROM: ☐
- Tightly Coupled Memory (TCM) Options:** TCM: ☒ TCM APB Slave (TAS): ☐
- Interrupt Options:**
  - External System IRQs: 0
  - Vectored Interrupts: ☐
- System Timer Options:**
  - Internal MTIME: ☐ MTIME Prescaler: 100
  - Internal MTIME IRQ: ☐
- Other Options:** (Empty section)

At the bottom, there are buttons for 'Help', 'OK', and 'Cancel'.


**Figure 7 • TCM and DDR3 Memory Map**

Configuration		Memory Map	
<b>AHB Master Address</b>			
Start Address: Upper 16bits (Hex):	0x8000	Lower 16bits (Hex):	0x0
End Address: Upper 16bits (Hex):	0x8fff	Lower 16bits (Hex):	0xffff
<b>APB Master Address</b>			
Start Address: Upper 16bits (Hex):	0x6000	Lower 16bits (Hex):	0x0
End Address: Upper 16bits (Hex):	0x6fff	Lower 16bits (Hex):	0xffff
<b>AXI Master Address</b>			
Start Address: Upper 16bits (Hex):	0x8001	Lower 16bits (Hex):	0x0
End Address: Upper 16bits (Hex):	0x8fff	Lower 16bits (Hex):	0xffff
<b>TCM Address</b>			
Start Address: Upper 16bits (Hex):	0x8000	Lower 16bits (Hex):	0x0
End Address: Upper 16bits (Hex):	0x8000	Lower 16bits (Hex):	0xffff
<b>TCM APB Slave Address</b>			
Start Address: Upper 16bits (Hex):	0x4000	Lower 16bits (Hex):	0x0
End Address: Upper 16bits (Hex):	0x4000	Lower 16bits (Hex):	0x3fff
<b>BootROM Address</b>			
Source Start Address: Upper 16bits (Hex):	0x8000	Lower 16bits (Hex):	0x0
Source End Address: Upper 16bits (Hex):	0x8000	Lower 16bits (Hex):	0x3fff
Destination Address: Upper 16bits (Hex):	0x4000	Lower 16bits (Hex):	0x0

### 2.4.3.2 Instantiating AXI Interconnect Bus IP

The AXI interconnect bus must be configured to connect the Mi-V core with memory. Also, the AXI4Interconnect is needed for converting the Mi-V processor's AXI4 32-bit data to the DDR3 AXI4 64-bit data, and also for bridging the Mi-V processor's AXI4 clock rate of 83.3 MHz to the DDR3 AXI4 clock rate of 166.66 MHz.

1. From the Catalog, drag the **CoreAXI4Interconnect** IP core to SmartDesign.
2. In the **Create Component** dialog box, enter **AXI4\_Interconnect** as the component name, and click **OK**.  
The Configurator opens.
3. In the **Bus Configuration** section, configure the AXI4\_Interconnect IP to have one slave with an ID width of 1, as shown in the following figure. Leave the rest as defaults.

**Figure 8 • CoreAXI4Interconnect Configurator – Bus Configuration Section**


**Configuration** | Master Configuration | Slave Configuration | Crossbar Configuration

**Bus Configuration**

Number of Masters: 1 Number of Slaves: 1

ID Width: 1 Address Width: 32

User Width: 1

**OPTIMIZATION Configuration**

Optimization: ☐ Performance ☐ Area ☒ User

**OPTIMIZATION Configuration**

Number of Threads: 1 Max Outstanding Transactions: 2

Slave FIFO Address Depth: 4 Slave FIFO Data Depth: 4


DWC Address FIFO Depth Ceiling: 10 Read Arbitration Enable: ☒

Crossbar Mode: SASD

4. In the **Master Configuration** section, retain the following Master0 default settings:

- **M0 Type:** AXI4
- **M0 Data Width:** 32 bits
- **M0 DWC Data FIFO Depth:** 16
- **M0 Register Slice:** Selected

The following figure shows the Master0 configuration.

**Figure 9 • CoreAXI4Interconnect - Master0 Configuration**


**Configuration** | Master Configuration | Slave Configuration | Crossbar Configuration

**Master0 Configuration**

M0 Type: AXI4 M0 Data Width: 32

M0 DWC Data FIFO Depth: 16 M0 Register Slice: ☒


M0 Clock Domain Crossing: ☐ M0 Read Interleaving: ☐

COREAXI4INTERCONNECT\_0


COREAXI4INTERCONNECT

5. In the **Slave Configuration** section, configure the Slave0 port as follows:

- S0 SLAVE Start Address (Lower 32 bits): 0x80010000
- S0 SLAVE End Address (Lower 32 bits): 0x8FFFFFFF
- S0 Clock Domain Crossing: Enabled
- Leave the rest as defaults

**Figure 10 • CoreAXI4Interconnect Configurator – Slave0 Configuration**


6. In the **Crossbar Configuration** section, ensure that the following options are set:
  - Under **Enable Master Write Access**, enable M0 access S0. Under **Enable Master Read Access**, enable M0 access S0.
  - Leave the rest as defaults.

**Figure 11 • Crossbar Configuration and Enabling Master Write Access Settings**



### 2.4.3.3 Instantiating DDR3 Memory Controller

This tutorial demonstrates how to build and debug an application from DDR3 memory. Executing an application from DDR3 memory in the release mode requires a bootloader. The bootloader use case is not in the scope of this tutorial.

If you are using the Rev D Kit, configure DDR IP as shown below. (If you are using Rev E Kit, see [Appendix 3 - DDR3 Configuration](#).)

1. From the Catalog, drag the **PolarFire DDR3** IP core to SmartDesign.
2. In the **Create Component** dialog box, enter **DDR3\_0** as the component name, and click **OK**.
3. In the left pane of the Configurator, expand Microsemi PolarFire Evaluation Kits > PolarFire Evaluation Kit > MPF300T.
4. Left-click **MT41K1G8SN-125**, and click **Apply**, as shown in the following figure.  
 This configures the DDR3 controller with the initialization and timing parameters of the DDR3 memory (MT41K1G8SN-125) present on the PolarFire Evaluation Kit.




**Figure 12 • Apply Option for MPF300T**

5. On the **General** tab, set the **CCC PLL Clock Multiplier** to **8**, and the **DQ Width** to **16**, as shown in [Figure 13](#), page 11.

The clock multiplier value of **8** sets the CCC PLL reference clock frequency to 83.333 MHz. A reference clock of this frequency is required for the PLL present inside the DDR3 subsystem. The PLL generates a 666.666 MHz DDR3 memory clock frequency and a 166.666 MHz DDR3 AXI clock frequency.

The DQ width is set to 16 to match the width of the DDR3 memory present on the board.

**Figure 13 • DDR3 General Configuration**


The screenshot shows the 'DDR3 General Configuration' window with the 'General' tab selected. The window is divided into two main sections: 'Clock' and 'Topology'.

**Clock Section:**


- Protocol: DDR3
- Generate PHY only: ☐
- Memory Clock Frequency (MHz): 666.666
- CCC PLL Clock Multiplier: 8 (highlighted with a red box)
- CCC PLL Reference Clock Frequency (MHz): 83.333
- User Logic Clock Rate: QUAD
- User Clock Frequency: 166.6665

**Topology Section:**

- Memory Format: COMPONENT
- DQ Width: 16 (highlighted with a red box)
- SDRAM Number of Ranks: 1
- Enable address mirroring on odd ranks: ☐
- DQ/DQS group size: 8
- Row Address width: 16
- Column Address Width: 11
- Bank Address Width: 3
- Enable DM: DM
- Enable Parity/Alert: ☐

6. On the **Controller** tab, ensure that the settings are as follows:
  - Instance Number: 0
  - Fabric Interface: AXI4
  - AXI ID Width: 4
  - Enable Rank0 - ODT0 check box: Selected

**Figure 14 • DDR3 Controller Configuration**



The screenshot shows the 'Controller' tab of the DDR3 Controller Configuration window. The 'Instance Select' section has 'Instance Number' set to 0. The 'User Interface' section has 'Fabric Interface' set to AXI4, 'AXI Width' set to 64, and 'AXI ID Width' set to 4. The 'Efficiency' section has 'Enable Activate/Precharge look-ahead' unchecked, 'Command queue depth' set to 3, 'Enable User Refresh Controls' unchecked, and 'Address Ordering' set to Chip-Row-Bank-Col. The 'Misc' section has 'Enable RE-INIT Controls' unchecked. The 'ODT Activation Settings on Write' section has 'Enable Rank0 - ODT0' checked, 'Enable Rank0 - ODT1' unchecked, 'Enable Rank1 - ODT0' unchecked, and 'Enable Rank1 - ODT1' checked. The 'ODT Activation Settings on Read' section has all four checkboxes unchecked.

7. Retain the default settings for others tabs and click **OK**.


#### 2.4.3.4 Instantiating APB3 Bus

1. From the Catalog, drag the **CoreAPB3** IP core to SmartDesign.
2. In the **Create Component** dialog box, enter **APB3** as the component name, and click **OK**.
3. In the CoreAPB3 Configurator, select the following data width and address configuration settings, as shown in the following figure:

- APB Master Data Bus Width: 32-bit
- Number of address bits driven by master: 16
- Position in slave address of upper 4 bits of master address: [27:24] (Ignored if master address width >= 32 bits)
- Enabled ABP Slave Slots: **Slot 0**, **Slot 1**, and **Slot 2**.

This configuration sets the slave address map as follows:

- Slot0: 0x0000 - 0x0FFF
- Slot1: 0x1000 - 0x1FFF
- Slot2: 0x2000 - 0x2FFF

**Figure 15 • CoreAPB3 Configuration**


The image shows the CoreAPB3 Configuration dialog box with several settings highlighted by red rectangles:

- Data Width Configuration:** APB Master Data Bus Width is set to 32-bit.
- Address Configuration:**
  - Number of address bits driven by master: 16
  - Position in slave address of upper 4 bits of master address: [27:24] (Ignored if master address width >= 32 bits)
  - Indirect Addressing: Not in use
- Allocate memory space to combined region slave:** All slots (0-15) are unchecked.
- Enabled APB Slave Slots:** Slot 0, Slot 1, and Slot 2 are checked.
- Testbench:** User
- License:** RTL

Buttons at the bottom include Help, OK, and Cancel.


- Click **OK**.

### 2.4.3.5 Instantiating UART Controller

- From the Catalog, drag the **CoreUARTpb** IP core to SmartDesign.
- In the **Create Component** dialog box, enter **UART\_apb** as the component name, and click **OK**.
- In the CoreUARTpb Configurator, retain the default configuration, and click **OK**.

### 2.4.3.6 Instantiating the GPIO Controller

- From the Catalog, drag the **CoreGPIO** IP core to SmartDesign.
- In the **Create Component** dialog box, enter **CoreGPIO\_0** as the component name, and click **OK**.
- In the CoreGPIO Configurator, select the following **Global Configuration** settings, as shown in the following figure:
  - APB Data Width: 32
  - Number of I/Os: 4
  - Single-bit interrupt port: Disabled
  - Output enable: Internal
- Under **I/O bit 0**, **I/O bit 1**, **I/O bit 2**, and **I/O bit 3**, do the following, as shown in the following figure:
  - Select **Fixed Config**.
  - Set the I/O type as **Output**.
  - Select the interrupt type as **Disabled**.
 Four GPIO outputs are configured.

**Figure 16 • CoreGPIO Configuration**


Configuration

Global Configuration

APB Data Width: 32 Number of I/Os: 4

Single-bit interrupt port: Disabled Output enable: Internal

I/O bit 0

Output on Reset: 0 Fixed Config: ☒ I/O Type: Output Interrupt Type: Disabled

I/O bit 1

Output on Reset: 0 Fixed Config: ☒ I/O Type: Output Interrupt Type: Disabled

I/O bit 2

Output on Reset: 0 Fixed Config: ☒ I/O Type: Output Interrupt Type: Disabled

I/O bit 3


Output on Reset: 0 Fixed Config: ☒ I/O Type: Output Interrupt Type: Disabled

- Click **OK** to close the CoreGPIO Configurator.

### 2.4.3.7 Instantiating CoreSPI

The PolarFire Evaluation board contains two SPI Flash memories. One SPI Flash is connected to the System Controller SPI interface (SC\_SPI) for design initialization. The CoreSPI IP is used to interface with the other SPI Flash, which is connected to the fabric I/Os. To instantiate CoreSPI:

- From the Catalog, drag the **CoreSPI** IP core to SmartDesign.
- In the **Create Component** dialog box, enter **SPI\_Controller** as the component name, and click **OK**.
- In the CoreSPI Configurator, do the following:
  - Set the **APB Data Width** to **32**
  - In the **SPI Configuration** section, set the mode to **Motorola**, frame size to **8**, FIFO depth to **32**, and clock rate to **16**.
  - In the **Motorola Configuration** section, set the mode to **Mode 0**, and select the **Keep SSEL active** check box.

**Figure 17 • CoreSPI Configuration**



The image shows the CoreSPI Configuration dialog box. At the top, 'APB Data Width' has radio buttons for 8, 16, and 32, with 32 selected. Below this is the 'SPI Configuration' section with 'Mode' set to 'Motorola Mode' (selected), and input fields for 'Frame Size (4-32)' set to 8, 'FIFO Depth (1-32)' set to 32, and 'Clock Rate (0-255)' set to 16. The 'Motorola Configuration' section has 'Mode' set to 'Mode 0' (selected) and a checked 'Keep SSEL active' checkbox. The 'TI/NSC Configuration' section has 'Transfer Mode' set to 'Normal' (selected), 'Free running clock' and 'Jumbo frames' as unchecked checkboxes, and 'NSC Specific Configuration' set to 'Standard'. At the bottom, 'Testbench' is set to 'User' and 'License' is set to 'RTL'.

4. Click **OK**.


### 2.4.3.8 Instantiating PolarFire Clock Conditioning Circuitry (CCC)

The PolarFire Clock Conditioning Circuitry (CCC) block generates a 83.333 MHz clock to the processor subsystem, which is used as a reference clock to the DDR3\_0\_0 PLL. To instantiate the CCC block:

1. From the Catalog, drag the **Clock Conditioning Circuitry (CCC)** core to SmartDesign.
2. In the **Create Component** dialog box, enter **CCC\_0** as the component name, and click **OK**.
3. In the Configurator, set the configuration to **PLL-Single**.
4. In the **Clock Options PLL** tab, do the following:
  - Set the input frequency to 50 MHz.
  - Under **Power/Jitter**, select **Maximize VCO for Lowest Jitter**.
  - Set the feedback mode to **Post-VCO**.
  - Set the Bandwidth to **High**.

**Figure 18 • CCC Configurator Clock Options PLL Tab**


5. In the **Output Clocks** tab, under the **Output Clock 0** section, do the following:
  - Select the **Enabled** check box to enable PLL output 0.
  - Set the requested frequency to 83.333 MHz.
  - Select the **Global Clock** check box.

**Figure 19 • CCC Configurator Output Clocks Tab**



6. Click **OK** and acknowledge the pop-up.

### 2.4.3.9 Instantiating PolarFire Initialization Monitor

The PolarFire Initialization Monitor is used to get the status of device initialization including the TCM initialization. To instantiate the PolarFire Initialization Monitor:

1. From the Catalog, drag the **PolarFire Initialization Monitor** core to SmartDesign.
2. In the **Create Component** dialog box, enter **INIT\_Monitor** as the component name, and click **OK**.
3. In the INIT\_MONITOR Configurator > **Bank Monitor** tab, clear all the check boxes under **Calibration Monitor** except for **BANK1\_CALIB\_STATUS**, and click **OK**.
4. In the INIT\_MONITOR Configurator > **VDDI Monitor** tab, clear all the check boxes under VDDI Monitor except for **BANK\_6\_VDDI\_STATUS**, and click **OK**.

Figure 20 • INIT\_MONITOR Configuration



### 2.4.3.10 Instantiating CORERESET\_PF

Two instances of the CORERESET\_PF IP are required in this design.

1. From the Catalog, drag the CORERESET\_PF IP.
2. In the Component Name dialog box, enter **reset\_syn\_0** as the name of this component, and click **OK**.
3. Retain the default configuration for this IP and click **OK**.
4. Similarly, instantiate another instance with **reset\_syn\_1** as its name.


### 2.4.3.11 Instantiating CoreJTAGDebug

The CoreJTAGDebug IP connects the Mi-V soft processor to the JTAG header for debugging. To instantiate CoreJTAGDebug:

1. From the Catalog, drag the **CoreJTAGDebug** IP core to SmartDesign.
2. In the Create Component window, enter **COREJTAGDebug\_0** as the component name, and click **OK**.
3. In the Configurator, retain the default configuration, and click **OK**.

The following figure shows the top in SmartDesign after all the components are instantiated.

**Figure 21 • Top SmartDesign with All Components Instantiated**




## 2.4.4 Connecting IP Instances in SmartDesign

Connect the IP blocks in SmartDesign using any of the following methods:

- **Using the Connection Mode icon:** You can initiate the connection mode in SmartDesign by clicking the **Connection Mode** icon in the SmartDesign toolbar, as shown in the following figure. The cursor changes from a normal arrow to the shape of the connection mode icon. To make a connection in this mode, click the first pin and drag it to the second pin that you want to connect.


**Figure 22 • Connection Method**



- **Using the Connect option in the Context menu:** You can also connect pins by selecting the pins, and then selecting **Connect** from the context menu. To connect multiple pins, hold down the Ctrl key while selecting the pins. Right-click the input source signal, and select **Connect**. To disconnect signals, right-click the input source signal, and select **Disconnect**.
- Right-clicking on a pin provides a list of options like Mark Unused, Edit Slice, Tie Low, Promote to Top-Level, and Tie High. Use these options for individual pins settings.

Figure 23, page 19 shows the Mi-V subsystem in SmartDesign with all IP blocks connected and top-level I/Os.



**Figure 23 • Mi-V Subsystem Connected**

**Note:** Grayed out pins are marked unused, green pins are tied Low, and red pins are tied High. Ensure that **unused**, **tied-low**, and **tied-high** pins are strictly set as per [Figure 23](#), page 19.

Follow these steps to connect the IP blocks as per [Figure 23](#), page 19:

- Set the pins as follows on INIT\_MONITOR\_0:
  - Select PCIE\_INIT\_DONE, USRAM\_INIT\_DONE, SRAM\_INIT\_DONE, XCVR\_INIT\_DONE, USRAM\_INIT\_FROM\_SNVN\_DONE, USRAM\_INIT\_FROM\_UPROM\_DONE, USRAM\_INIT\_FROM\_SPI\_DONE, SRAM\_INIT\_FROM\_SNVN\_DONE, SRAM\_INIT\_FROM\_UPROM\_DONE, SRAM\_INIT\_FROM\_SPI\_DONE, and AUTOCALIB\_DONE pins.
  - Right-click the pins, and select **Mark Unused**.
  - Connect the FABRIC\_POR\_N pin to FPGA\_POR\_N pin of reset\_syn\_0 and reset\_syn\_1.
  - Connect the DEVICE\_INIT\_DONE pin to reset\_syn\_0:INIT\_DONE.
  - Connect the BANK\_1\_CALIB\_STATUS pin to reset\_syn\_1:INIT\_DONE.
  - Connect the BANK\_6\_VDDI\_STATUS pin to reset\_syn\_0:BANK\_x\_VDDI\_STATUS, reset\_syn\_0:BANK\_y\_VDDI\_STATUS, reset\_syn\_1:BANK\_x\_VDDI\_STATUS, and reset\_syn\_1:BANK\_y\_VDDI\_STATUS.
- Set the pins as follows on CCC\_0\_0:
  - Right-click the REF\_CLK\_0 pin, and select **Promote to Top Level**.
  - Connect the other pins as specified in the following table:

**Table 2 • CCC\_0\_0 Pin Connections**

Connect From	Connect To
PLL_LOCK_0	reset_syn_0:PLL_LOCK and reset_syn_1:PLL_LOCK
	reset_syn_0:CLK and reset_syn_1:CLK
	MIV_RV32:CLK
OUT0_FABCLK_0	DDR3_0_0:PLL_REF_CLK
	SPI_Controller_0:PCLK
	UART_apb_0:PCLK
	COREGPIO_0:PCLK AXI4_Interconnect_0:ACLK
PLL_POWERDOWN_N_0	reset_syn_0:PLL_POWERDOWN_B

3. Set the pins of reset\_syn\_0 as follows:
  - Connect EXT\_RST\_N pin to DDR3\_0\_0:CTRLR\_READY.
  - Right-click SS\_BUSY and FF\_US\_RESTORE pins and tie them low.
4. Connect the reset\_syn\_0:FABRIC\_RESET\_N to the following pins:
  - MIV\_RV32\_C0 : RESETN
  - AXI4\_Interconnect\_0:ARESETN
  - UART\_apb\_0:PRESETN
  - COREGPIO\_0:PRESETN
  - SPI\_Controller\_0:PRESETN

**Note:** As DDR3\_0\_0:CTRL\_READY pin is connected to reset\_syn\_0:EXT\_RST\_N, the Mi-V processor is held in reset until the DDR3 controller is ready. The rest of the system is out of reset as soon as device initialization is done.

5. Set the pins of reset\_syn\_1 as follows:
  - Right-click SS\_BUSY and FF\_US\_RESTORE pins and tie them low using the Tie Low option.
  - Select the EXT\_RST\_N pin and promote it to top level and rename it to resetn.
  - Connect the FABRIC\_RESET\_N pin to DDR3\_0\_0:SYS\_RESET\_N.
  - Right-click the PLL\_POWERDOWN\_B pin and mark it unused.
6. Set the pins as follows on COREJTAGDebug\_0\_0:
  - Expand **JTAG HEADER**.
  - Right-click the TDI, TCK, TMS, and TRSTB pins, and select **Promote to Top Level**.
  - Expand **JTAG HEADER**.
  - Right-click the TDO pin, and select **Promote to Top Level**.
  - Connect the other pins as specified in the following table.

**Table 3 • DEBUG\_TARGET Pin Connections**

Connect From	Connect to
CoreJTAGDebug_0_0:TGT_TCK_0	MIV_RV32_C0:JTAG_TCK
CoreJTAGDebug_0_0:TGT_TRSTB_0	MIV_RV32_C0:JTAG_TRSTN
CoreJTAGDebug_0_0:TGT_TMS_0	MIV_RV32_C0:JTAG_TMS
CoreJTAGDebug_0_0:TGT_TDI_0	MIV_RV32_C0:JTAG_TDI
CoreJTAGDebug_0_0:TGT_TDO_0	MIV_RV32_C0:JTAG_TDO

7. Set the pins as follows on MIV\_RV32\_C0:

- Right-click the JTAG\_TDO\_DR pin, and select **Mark Unused**.
  - Right-click the EXT\_RESETN pin, and select **Mark Unused**.
  - Connect APB\_MSTR to APB3\_0:APB3mmaster.
  - Connect AXI4\_MSTR to AXI4\_Interconnect\_0:AXI4mmaster0.
8. Connect the AXI4\_Interconnect\_0 pins as specified in the following table.

**Table 4 • AXI4\_Interconnect\_0 Pin Connections**

AXI4_Interconnect_0 Pin Name	Connect To
S_CLK0	DDR3_0_0:SYS_CLK
AXI4mslave0	DDR3_0_0:AXI4slave0

9. Connect the APB3\_0 pins as specified in the following table.


**Table 5 • APB3\_0 Pin Connections**

Connect From	Connect To
APB3_0:APBmslave0	UARTapb_0:APB_bif
APB3_0:APBmslave1	COREGPIO_0:APB_bif
APB3_0:APBmslave2	SPI_Controller_0:APB_bif

10. Set the pins as follows on DDR3\_0\_0:
- Right-click the PLL\_LOCK output pin, and select **Mark Unused**.
  - Right-click the CTRLR\_READY pin, and select **Promote to Top Level** for debug purpose. The CTRLR\_READY signal is used to monitor the status of the DDR controller.
  - Ensure that the other pins are promoted to top level.
11. Set the pins as follows on SPI\_Controller\_0:
- Right-click the SPISSI pin, and select **Tie High**.
  - Right-click the SPICLK pin, and select **Tie Low**.
  - Right-click the SPIINT, SPIRXAVAIL, SPITXRFM, SPIOEN, and SPIMODE pins, and select **Mark Unused**.
  - Right-click the SPISDI, SPISCLKO and SPISDO pins, and select **Promote to Top Level**.
12. Right-click the SPISS[7:0] pin, select **Edit Slices**, and edit the slices shown in the following figure.

**Note:** In this tutorial, a single SPI Flash is used. Hence, while settings the pins of the SPI\_Controller\_0 block, we need only 0th bit of the SPISS. Bits 1:7 need to be sliced and marked as unused.

**Figure 24 • Edit Slices Window**



- Right-click the SPISS[7:1] pin, and select **Mark Unused**.
  - Right-click the SPISS[0] pin, and select **Promote to Top Level**.
- Set the pins as follows on UARTpb\_0:
    - Right-click the RX and TX pins, and select **Promote to Top Level**.
    - Right-click the TXRDY, RXRDY, PARITY\_ERR, OVERFLOW, FRAMING\_ERR pins, and select **Mark Unused**.
  - Set the pins as follows on GPIO\_0:
    - Right-click the GPIO\_IN[3:0] pin, and select **Tie Low**.
    - Right-click the INT[3:0] pin, and select **Mark Unused**.
    - Right-click the GPIO\_OUT[3:0] pin, and select **Promote to Top Level**.
  - Right-click the top SmartDesign canvas, and select **Auto Arrange Layout**.
  - Click **File > Save top**.

The IP blocks are successfully connected. Figure 23, page 19 shows all the IP blocks of the Mi-subsystem connected.

## 2.4.5 Generating SmartDesign Component

To generate the SmartDesign component:

- In **Design Hierarchy**, right-click **top**, and select **Set As Root**.
- Save the project.
- Click the **Generate Component** icon (shown in the following figure) on the SmartDesign toolbar.

Figure 25 • Generate Component Icon



When the Mi-V component is generated, the **Message** window displays the message, “The top was generated successfully.”

- Select the **Build Hierarchy** option and save the project.

## 2.4.6 Managing Timing Constraints


Before running the Libero design flow, you must derive the timing constraints and import the JTAG and asynchronous clocking constraints.

### 2.4.6.1 Deriving Constraints

To derive constraints:

- Double-click **Manage Constraints** on the **Design Flow** tab.
- In the **Manage Constraints** window, select the **Timing** tab, and click **Derive Constraints**, as shown in the following figure.


Figure 26 • Derive Constraints Button



The design hierarchy is built, and the `top_derived_constraints.sdc` file is generated in the project folder.

In the dialog box that appears, click **Yes** to associate the SDC file to the Synthesis, Place and Route, and Timing Verification tools, as shown in the following figure.

Figure 27 • Derived Constraints



- Save the project.

### 2.4.6.2 Importing Other Constraint Files

The JTAG clock constraint and the asynchronous clocks constraint must be imported. These constraints (.sdc) files are available in the `DesignFiles_directory\Source` folder.

To import and map the constraint files:

1. On the **Timing** tab, click **Import**.
2. Navigate to the `DesignFiles_directory\Source` folder, and select the `timing_user_constraints.sdc` file.
3. Select the **Synthesis**, **Place and Route**, and **Timing Verification** check boxes next to the `timing_user_constraints.sdc` file.  
This constraint file defines that the CCC\_0\_0 output clock and DDR3\_0\_0 AXI clock are asynchronous clocks.
4. Save the project.

## 2.4.7 Running the Libero Design Flow

This section describes the Libero design flow, which involves the following steps:

- Synthesis
- Place and Route
- Verify Timing
- Generate FPGA Array Data
- Configure Design Initialization Data and Memories
- Generate Design Initialization Data
- Generate Bitstream
- Run PROGRAM Action
- Generate SPI Flash Image
- Run PROGRAM\_SPI\_IMAGE Action

After each step is completed, a green tick mark appears next to the step on the Design Flow tab.

**Note:** To initialize the TCM in PolarFire using the system controller, a local parameter `I_cfg_hard_tcm0_en`, in the `miv_rv32_opsrv_cfg_pkg.v` file should be changed to 1'b1 prior to synthesis. See the 2.7 TCM section in the *MIV\_RV32 Handbook*.

### 2.4.7.1 Synthesis

To synthesize the design:

1. Right-click **Synthesis**, select **Configure Options** and disable the **Enable automatic compile point** checkbox.
2. Double-click **Synthesis** on the **Design Flow** tab.  
When the synthesis is complete, a green tick mark appears next to **Synthesize**.
3. Right-click **Synthesize** and select **View Report** to view the synthesis report in the **Reports** tab.


### 2.4.7.2 Place and Route

The place and route process requires the following steps to be completed:


- Selecting the already imported `io_constraints.pdc` file
- Placing the DDR3\_0\_0 block using the I/O Editor
- Ensuring all the I/Os are locked

To complete these steps and to place and route the design:

1. Double-click **Manage Constraints** on the **Design Flow** tab.
2. On the **I/O Attributes** tab, select the check box next to the `io_constraints.pdc` file, as shown in the following figure. The `io_constraints.pdc` file contains the I/O assignment for reference clock, UART, GPIO, and SPI interfaces, and other top-level I/Os.

**Figure 28 • I/O Attributes**

- From the **Edit** drop-down list, select **Edit with I/O Editor**, as shown in the following figure.


**Figure 29 • Edit with I/O Editor Option**

- In the I/O Editor, click the **Port View [active]** tab, and lock the CTRLR\_READY port to pin C27, as shown in the following figure. This ensures that the CTRLR\_READY port is assigned to pin C27, which is connected to an user LED for debug purposes.


**Figure 30 • Port View**

Port View [active]					
	Port Name	Direction	I/O Standard	Pin Number	Locked
1	CTRLR_READY	Output	LVC MOS18	C27	<input checked="" type="checkbox"/>


- To place the DDR3 I/O lanes, In the I/O Editor Design View, click the **Port** tab in the left pane, and select **DDR3**, as shown in the following figure.

**Figure 31 • I/O Editor Design View – DDR3 Selection**

- Drag and place the DDR3 subsystem on the **NORTH\_NE** side, as shown in the following figure. The DDR3 memory on the board is connected to DDR I/Os present on the north-east side.

**Figure 32 • Memory View [active] Tab with DDR3 Subsystem Placement**

The DDR3 subsystem is placed on the NORTH\_NE side, as shown in the following figure.

**Figure 33 • DDR3\_0 Placed**


	Port Function	Port Name	Pin
1	NORTH_NE	DDR3_0_0(width=16, rate=1333.33)	
146	NORTH_NW	Unassigned	
291	SOUTH_SE	Assigned	
364	SOUTH_SW	Unassigned	
458	WEST_NW	Unassigned	
599	WEST_SW	Unassigned	

- From I/O Editor **Port View** tab, check if there are any unlocked I/Os, and lock them as mapped in the `io_constraints.pdc` file available in the `Design_Files_Directory\Source\io` folder.
- Click **Save**.
- Close the I/O Editor.  
A `user.pdc` file is created for DDR3\_0\_0 block in the **Constraint Manager > I/O Attributes** and **Floor Planner** tabs.

**Note:** DDR3\_0\_0 can also be placed using the `fp_constraints.pdc`. Import the `fp_constraints.pdc` from **Constraint Manager > Floor Planner** tab and select the place and route option after synthesis. This constraint file is available in the `Design_Files_Directory\Source\fp` folder.

- Double-click **Place and Route** from the **Design Flow** tab.  
When place and route is successful, a green tick mark appears next to **Place and Route**.

### 2.4.7.3 Verify Timing

- Double-click **Verify Timing** on the **Design Flow** tab.  
When the design successfully meets the timing requirements, a green tick mark appears next to **Verify Timing**.
- Right-click **Verify Timing** and select **View Report** to view the verify timing report in the **Reports** tab.

### 2.4.7.4 Generate FPGA Array Data

Double-click **Generate FPGA Array Data** on the **Design Flow** tab.

When the FPGA array data is generated, a green tick mark appears next to **Generate FPGA Array Data**.

### 2.4.7.5 Configure Design Initialization Data and Memories

The **Configure Design Initialization Data and Memories** step in the Libero design flow is used to configure the TCM initialization data and storage location. User can use  $\mu$ PROM, sNVM, or SPI Flash as storage location based on the size of the initialization data and design requirements. In this tutorial, the SPI Flash memory is used to store the TCM initialization data.

This process requires the user application executable file (HEX file) as input to initialize the TCM blocks after device power-up. The hex file is provided with the design files. For more information about building the user application, see [Building the User Application Using SoftConsole](#).


**Note:** The HEX file available in the `DesignFiles_Directory\Source` folder is already modified to be compatible.

To generate an TCM initialization client and add it to an external SPI flash device:


- Double-click **Configure Design Initialization Data and Memories** on the **Design Flow** tab.
- On the **Fabric RAMs** tab, select `top/MIV_RV32_C0_0/MIV_RV32_C0_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram_macro.u_ram_0` from the list of logical instances, and click **Edit**, as shown in the following figure. The `top/MIV_RV32_C0_0/MIV_RV32_C0_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram_macro.u_ram_0` instance is the MIV\_RV32 processor's main memory. The System Controller initializes this instance with the imported client at power-up.





**Figure 36 • Import Memory File Dialog Box**


- In the **Edit Fabric RAM Initialization Client** window, click **OK**.
- On the **Fabric RAMs** tab, click **Apply**, as shown in the following figure.

**Figure 37 • Fabric RAMs Tab - Apply Button**

- In the **Design Initialization** tab, under Third stage (uPROM/sNVM/SPI-Flash), select the **SPI-Flash - No-binding Plaintext** option is selected and ensure that the SPI Clock divider value is set to 6, as shown in the following figure. This means that the imported user application will be written to SPI-Flash without encryption and authentication.

**Note:** The SPI Clock divider value specifies the required SPI SCK frequency to read the initialization data from SPI Flash. The SPI Clock divider value must be selected based on the external SPI Flash operating frequency range.

- Click **Apply**.

**Figure 38 • Design Initialization Data**


Design Initialization\* | uPROM | sNVM | SPI Flash | Fabric RAMs

**Apply** | Discard | Help

In design initialization, user design blocks such as LSRAM,  $\mu$ SRAM, transceivers, and PCIe can be initialized as an option using data stored in the non-volatile storage memory. The initialization data can be stored in  $\mu$ PROM, sNVM, or an external SPI Flash.

Follow the below steps to program the initialization data:

1. Set up your fabric RAMs initialization data, if any, using the 'Fabric RAMs' tab
2. Define the storage location of the initialization data
3. Generate the initialization clients
4. Generate or export the bitstream
5. Program the device

Design initialization specification

First stage (sNVM)

In the first stage, the initialization sequence de-asserts FABRIC\_POR\_NL.

Second stage (sNVM)

In the second stage, the initialization sequence initializes the PCIe and XCVR blocks present in the design.

Start address for second stage initialization client: 0x 00000000

Third stage (sNVM/uPROM/SPI-Flash)

In the third stage, the initialization sequence initializes the Fabric RAMs present in the design.

To save the initialization instructions in sNVM/uPROM/SPI-Flash, please use 'Fabric RAMs' tab to make your selection for each RAM client.

☒ Start address for sNVM clients: 0x 00000000 sNVM start page: 0

☐ Start address for uPROM clients: 0x 00000000

☒ Start address for SPI-Flash clients: 0x 00000400

SPI-Flash Binding: SPI-Flash - No-binding Plaintext SPI Clock divider value: 6 (13.33 MHz)

☒ Broadcast instructions to initialize RAM's to zero's

This concludes the configuring of the storage type and application file for the fabric RAMs initialization.

### 2.4.7.6 Generate Design Initialization Data


1. Double-click **Generate Design Initialization Data** on the **Design Flow** tab.

When the design initialization data is generated successfully, a green tick mark appears next to **Generate Design Initialization Data** in the Libero Design flow, and the following messages appear in the **Log** window:

```
Info: 'Generate design initialization data' has completed successfully.
Info: Stage 1 initialization client has been added to sNVM.
Info: Stage 2_3 initialization client has been added to sNVM
Info: Stage 3 initialization client has been added to SPI.
```

2. Click the **SPI Flash** tab to verify that the bin file has been added, as shown in [Figure 39](#), page 28.

**Note:** In order to streamline the SPI-Flash Programming support with FlashPro6, effective from Libero SoC v12.4, the vendor information is replaced with the density of the target memory.

**Figure 39 • SPI Flash Tab**


Design Initialization | uPROM | sNVM | SPI Flash | Fabric RAMs

**Apply** | Discard | Help

☐ Enable Auto Update

SPI Flash memory size: 128 MB

Usage statistics

Available memory (KB): 131071  
Used memory (KB): 17  
Free memory (KB): 131054

SPI Flash Clients

Program	Name	Type	Index	Content File	Start Address	End Address
<input checked="" type="checkbox"/>	INIT_STAGE_3_SPI_CLIENT	Design Initialization		designer\top\top_ukc.bin	0x400	0x4ac3

**Note:** For more information about design initialization, see [UG0725: PolarFire FPGA Device Power-Up and Resets User Guide](#).

### 2.4.7.7 Generate Bitstream

To generate the programming bitstream:

- Double-click **Generate Bitstream** on the **Design Flow** tab.  
When the bitstream is generated, a green tick mark appears next to **Generate Bitstream**.

### 2.4.7.8 Run PROGRAM Action

After generating the bitstream, the PolarFire Evaluation Board must be set up so the device is ready to be programmed. Also, the serial terminal emulation program (PuTTY) must be set up to view the output of the user application. This step involves the following:

- Board Setup
- Serial Terminal Emulation Program (PuTTY) Setup
- Programming the PolarFire Device

#### 2.4.7.8.1 Board Setup

To set up the board:

- Ensure that the jumper settings on the board are as listed in the following table.

**Table 6 • Jumper Settings**

Jumper	Description
J18, J19, J20, J21, J22	Short pins 2 and 3 for programming the PolarFire FPGA through FTDI.
J28	Short pins 1 and 2 for programming through the on-board FlashPro5.
J26	Short pins 1 and 2 for programming through the FTDI SPI.
J27	Short pins 1 and 2 for programming through the FTDI SPI.
J23	Open pins 1 and 2 for programming SPI flash.
J4	Short pins 1 and 2 for manual power switching using SW3
J12	Short pins 3 and 4 for 2.5 V.

**Note:** For more information about the Jumper locations on the board, see the silkscreen provided in [UG0747: PolarFire FPGA Evaluation Kit User Guide](#).

- Connect the power supply cable to the **J9** connector on the board.
- Connect the host PC to the **J5** (USB) port on the PolarFire Evaluation Board using the USB cable.
- Power on the board using the **SW3** slide switch.

#### 2.4.7.8.2 Serial Terminal Emulation Program (PuTTY) Setup


The user application (MiV\_uart\_blinky.hex file) prints the string **Hello World!** on the serial terminal through the UART interface.

Follow these steps to set up the serial terminal:


- Start the PuTTY program.
- Start Device Manager, note the second-highest COM port number, and use that in the PuTTY configuration. For example, in the list of ports shown in the following figure, COM93 is the port with the second highest number assigned to it.

**Figure 40 • COM Port Number**

3. Select **Serial** as the **Connection type**, as shown in the following figure.

**Figure 41 • Connection Type Selection**

4. Set the serial line to connect to the COM port number noted in Step 3.
5. Set the **Speed (baud)** to **115200** and **Flow Control** to **None**, as shown in the following figure.

**Figure 42 • PuTTY Configuration**

6. Click **Open**.

PuTTY opens successfully, and the serial terminal emulation program is set up.

#### 2.4.7.8.3 Programming the PolarFire Device

To program the PolarFire device:

- Double-click **Run PROGRAM Action** on the **Design Flow** tab.  
When the device is programmed, a green tick mark appears next to Run PROGRAM action.

#### 2.4.7.9 Generate SPI Flash Image

To generate the SPI flash image:

- Double-click **Generate SPI Flash Image** on the **Design Flow** tab.  
When the SPI file image is successfully generated, a green tick mark appears next to **Generate SPI Flash Image**.

### 2.4.7.10 Run PROGRAM\_SPI\_IMAGE Action


To program the SPI image:

1. Double-click **Run PROGRAM\_SPI\_IMAGE** on the **Design Flow** tab.
2. In the dialog box that appears, click **Yes**.  
When the SPI image is successfully programmed on to the device, a green tick mark appears next to **Run PROGRAM\_SPI\_IMAGE**.

After SPI flash programming is completed, the device needs to be reset to execute the application. The following sequence of operations occurs after device reset or power-cycling the board:


1. The PolarFire System Controller initializes the TCM with the user application code from the external SPI flash and releases the system reset.
2. The Mi-V processor exits reset after DDR3 controller is ready and executes the user application from the TCM. As a result, LEDs 4, 5, 6, and 7 blink, and the string **Hello World!** is printed on the serial terminal, as shown in the following figure.

**Figure 43 • Hello World String**



3. When the board is power cycled, the device performs the same sequence of operations. As a result, LEDs 4, 5, 6, and 7 blink, and **Hello World!** is printed again on the serial terminal, as shown in the following figure.

**Figure 44 • Hello World String After the Board is Power Cycled**



## 3 Building the User Application Using SoftConsole

This section describes how to build a RISC-V user application executable (.hex) file and debug it using SoftConsole.

Building the user application involves the following steps:


- [Creating a Mi-V SoftConsole Project](#), page 33
- [Downloading the Firmware Drivers](#), page 36
- [Importing the Firmware Drivers](#), page 37
- [Creating the main.c File](#), page 39
- [Mapping Firmware Drivers and the Linker Script](#), page 40
- [Mapping Memory and Peripheral Addresses](#), page 46
- [Setting the UART Baud Rate](#), page 48
- [Building the Mi-V Project](#), page 49

### 3.1 Creating a Mi-V SoftConsole Project

To create a Mi-V SoftConsole project:

1. Create a SoftConsole workspace folder on the host PC for storing SoftConsole projects. For example, D:\Tutorial\MiV\_Workspace.
2. Start SoftConsole.
3. In the **Workspace Launcher** dialog box, paste D:\Tutorial\MiV\_Workspace as the workspace location, and click **Launch**, as shown in the following figure.


**Figure 45 • Workspace Launcher**



When the workspace is successfully created, the SoftConsole main window opens.

4. Select **File > New > Project**, as shown in the following figure.


**Figure 46 • New C Project Creation**



5. Expand **C/C++** and select **C Project** in the New Project dialog box.


6. In the **C Project** dialog box, do the following:
  - Enter a name for the project in the **Project name** field. For example, MiV\_uart\_blinky.
  - In the **Project type** pane, expand **Executable**, and select **Empty Project** and the Toolchain as **RISC-V Cross GCC**, as shown in the following figure. Then, click **Next**.

**Figure 47 • C Project Dialog Box**




7. After selecting the platforms and configurations you want to deploy, click **Next**.

**Figure 48 • Select Configurations Dialog Box**




8. Ensure that the Toolchain name and Toolchain path are as shown in [Figure 49](#).



**Figure 49 • GNU RISC-V Cross Toolchain**

9. Click **Finish** in the **GNU RISC-V Cross Toolchain** wizard.  
An empty Mi-V project (MiV\_uart\_blinky) is created, as shown in the following figure.

**Figure 50 • Empty Mi-V Project**

## 3.2 Downloading the Firmware Drivers

The empty Mi-V project requires the MIV\_RV32 Hardware Abstraction Layer (HAL) files and the following peripheral drivers:


- CoreGPIO
- CoreUARTapb
- CoreSPI Driver

Download the MIV\_RV32 HAL files and drivers using the **Firmware Catalog** application.

To download the drivers:

1. Create a folder named **firmware** in the Mi-V project workspace.
2. Open Firmware Catalog. The following figure shows the **Firmware Catalog** window.

**Figure 51 • Firmware Catalog Window**



3. If new cores are available, click **Download them now!**
  4. Right-click **MIV\_RV32 Hardware Abstraction Layer (HAL)**, and select **Generate**.
  5. In the **Generate Options** window, enter **D:\Tutorial\MiV\_Workspace\firmware** as the project folder, and click **OK**.
- When the files are generated, the Reports window lists the files generated, as shown in the following figure.

**Figure 52 • RISC-V HAL Files Report**

```
Files generated in 'D:\Tutorial\MiV_Workspace\firmware':
hal\cpu_types.h
hal\hal.h
hal\hal_assert.h
hal\hal_irq.c
hal\hw_macros.h
hal\hw_reg_access.h
hal\hw_reg_access.S
riscv_halencoding.h
riscv_halentry.S
riscv_halinit.c
riscv_halmicrosemi-riscv-igloo2.ld
riscv_halmicrosemi-riscv-ram.ld
riscv_halriscv_hal.c
riscv_halriscv_hal.h
riscv_halriscv_hal_stubs.c
riscv_halriscv_plic.h
riscv_halsample_hw_platform.h
riscv_halsyscall.c
```

6. Right-click **CoreUARTapb Driver**, and select **Generate**.
  7. In the **Generate Options** window, enter **D:\Tutorial\MiV\_Workspace\firmware** as the project folder, and click **OK**.
- When the files are generated, the **Reports** window lists the files, as shown in the following figure.

**Figure 53 • CoreUARTapb Files Report**

```
Files generated in 'D:\Tutorial\MiV_Workspace\firmware':
drivers\CoreUARTapb\coreuartapb_regs.h
drivers\CoreUARTapb\core_uart_apb.c
drivers\CoreUARTapb\core_uart_apb.h
```

8. Right-click **CoreGPIO Driver**, and select **Generate**.
9. In the **Generate Options** dialog box, enter **D:\Tutorial\MiV\_Workspace\firmware** as the project folder, and click **OK**.

When the files are generated, the **Reports** window lists the files, as shown in the following figure.

**Figure 54 • CoreGPIO Files Report**

```
Files generated in 'D:\Tutorial\MiV_Workspace\firmware':
drivers\CoreGPIO\coregpio_regs.h
drivers\CoreGPIO\core_gpio.c
drivers\CoreGPIO\core_gpio.h
```

10. Right-click **CoreSPI Driver**, and select **Generate**.
11. In the **Generate Options** window, enter **D:\tutorial\MiV\_Workspace\firmware** as the project folder, and click **OK**.

When the files are generated, the Reports window lists the files, as shown in the following figure.

**Figure 55 • CoreSPI Driver Files Report**

```
Files generated in 'D:\Tutorial\MiV_Workspace\firmware':
drivers\CoreSPI\corespi_regs.h
drivers\CoreSPI\core_spi.c
drivers\CoreSPI\core_spi.h
```

The RISC-V HAL and firmware drivers are generated.


### 3.3 Importing the Firmware Drivers

After the driver files are downloaded, they must be imported into the empty project.

To import the drivers:


1. In SoftConsole, right-click the **MiV\_uart\_blinky** project, and select **Import**, as shown in the following figure.

**Figure 56 • Import Option**




- In the **Import** dialog box, expand the **General** folder, and double-click **File System**, as shown in the following figure.

**Figure 57 • Import Dialog Box**



- On the next page of the **Import** dialog box, do the following (see [Figure 58](#)):
  - Click **Browse**, and locate the `D:\Tutorial\MiV_Workspace\firmware` folder.
  - Select the **firmware** folder, and click **OK**.
  - Expand the **firmware** folder, and select the **drivers**, **hal**, and **riscv\_hal** folders.
  - Click **Finish**.

**Figure 58 • Import Dialog Box - Page 2**




The `miv_rv32_hal`, `hal`, and `driver` files are imported into the **MiV\_uart\_blinky** project.

### 3.4 Creating the main.c File

To update the main.c file:


1. On the SoftConsole menu, click **File > New > Source File**.
2. In the **New Source File** dialog box, enter main.c in the **Source file** field, and click **Finish**, as shown in the following figure.

**Figure 59 • main.c File Creation**



The main.c file is created inside the project, as shown in the following figure.


**Figure 60 • The main.c file**



3. Copy all of the content of the `DesignFiles_directory\Source\main.c` file, and paste it in the `main.c` file of the SoftConsole project.
4. Save the SoftConsole `main.c` file.
5. Similarly, create another file named `hw_platform.h`.
6. Copy all of the content of the `DesignFiles_directory\Source\hw_platform.h` file, and paste it in the newly created `hw_platform.h` file.

**Note:** The `hw_platform.h` file includes the system clock frequency, baud rate, and base addresses of peripherals. The `hw_platform.h` file appears as shown in Figure 61.


Figure 61 • The hw\_platform.h File



### 3.5 Mapping Firmware Drivers and the Linker Script

At this stage, the drivers and the MIV\_RV32 HAL files are not mapped. Therefore, the corresponding header files in the `main.c` file are unresolved, as shown in the following figure.

Figure 62 • Unresolved Header Files




To map the drivers and HAL files:

1. Right-click the `MiV_uart_blinky` project, and select **Properties**.
2. Expand **C/C++ Build**, and select **Settings**.
3. Set the configuration to **All Configurations**, as shown in the following figure. This setting applies the upcoming tool settings to both release and debug modes.


Figure 63 • C/C++ Build Settings



4. In the **Tool Settings** tab, expand **Target Processor**, and select the following settings:
  - Architecture: RV32I(-march=rv32i\*)
  - Integer ABI: ILP32(-mabi=ilp32\*)
  - Multiply extension: Enabled


**Figure 64 • Target Processor Tool Settings**

5. Expand **GNU RISC-V Cross C Compiler**, and select **Includes**.
6. Click **Add** to add the driver and MIV\_RV32 HAL directories, as shown in the following figure.


**Figure 65 • GNU RISC-V Cross C Compiler Tool Settings**

**Note:** This application does not require including system paths and other files.


7. In the **Add directory path** dialog box, click **Workspace**, as shown in the following figure.

**Figure 66 • Add Directory Path Dialog Box**

8. In the **Folder Selection** dialog box, expand **MiV\_uart\_blinky project > drivers**, select the CoreGPIO folder, and click **OK**, as shown in the following figure.


**Figure 67 • CoreGPIO Folder Selection**

9. In the **Add directory path** dialog box, click **OK**.  
The CoreGPIO folder path is added, as shown in the following figure.


**Figure 68 • Tool Settings Tab with CoreGPIO Path Added**

10. Repeat the preceding steps to add the CoreUARTapb, CoreSPI, hal, MIV\_RV32\_HAL, and MiV\_uart\_blinky (ProjName) folder paths.  
The drivers and MIV\_RV32\_HAL files are successfully mapped, as shown in [Figure 69](#).




**Figure 69 • Tool Settings Tab After Successful Mapping**


11. Select the **GNU RISC-V Cross C Linker > General** to map the linker script.
12. Click **Add** as shown in Figure 65, and in the Add file path dialog, click **Workspace** as shown in Figure 66.
13. In the File Selection dialog box, expand MiV\_uart\_blinky and select the linker script as shown in the following figure.

**Figure 70 • Selecting the Linker Script**

14. The linker script is mapped as shown in [Figure 71](#).

**Figure 71 • Linker Script Default Mapping**

15. Select the Do not use standard start files (-nostartfiles) option as shown in [Figure 71](#).
16. Select the **GNU RISC-V Cross Create Flash Image > General** and set Other Flags to “--change-section-lma \*-0x80000000” as shown in [Figure 72](#). This excludes the extended linear record in the first line of the hex file.

**Figure 72 • RISC-V Flash Image Settings**

17. Click **Apply** and when prompted to rebuild, choose **Yes**.

18. Then click **Apply and Close**.

The firmware drivers and linker script are successfully mapped. Notice that the header files are now resolved in the `main.c` file.

## 3.6 Mapping Memory and Peripheral Addresses

In the Libero design flow, the Mi-V processor execution memory address is mapped to `0x80000000`, and its size is set to 64 KB. This information must be checked in the linker script before building the application.

To map the memory address:

1. Open the linker script (`miv-rv32-ram.ld`) available in the `MIV_RV32_HAL` folder.
2. Ensure that the `ram ORIGIN` address is mapped to `0x80000000`.
3. Ensure that the `LENGTH` of the `ram` is 64 KB.
4. Ensure that the `RAM_START_ADDRESS` is mapped to `0x80000000`.
5. Ensure that the `RAM_SIZE` is 64 KB.
6. Ensure that the `STACK_SIZE` is 2 KB.
7. Ensure that the `HEAP_SIZE` is 2 KB.
8. Save the file.

**Note:** The `MTVEC_OFFSET` macro places trap vectors appropriately. This macro is already defined in the `miv-rv32-ram.ld` file.

The following figure shows the linker script.

**Figure 73 • Linker Script**

```

16 * SVN $Revision: 12759 $
17 * SVN $Date: 2020-05-14 19:43:19 +0530 (Thu, 14 May 2020) $
18 */
19
20 OUTPUT_ARCH( "riscv" )
21 ENTRY(_start)
22
23 MEMORY
24 {
25     ram (rwx) : ORIGIN = 0x80000000, LENGTH = 64k
26 }
27
28 RAM_START_ADDRESS = 0x80000000; /* Must be the same value MEMORY region ram ORIGI
29 MTVEC_OFFSET = 0x100;
30 RAM_SIZE = 64k; /* Must be the same value MEMORY region ram LENGT
31 STACK_SIZE = 2k; /* needs to be calculated for your application */
32 HEAP_SIZE = 2k; /* needs to be calculated for your application */
33
34 SECTIONS
35 {
36     .entry : ALIGN(0x10)
37     {
38         KEEP (*(SORT_NONE(.entry)))
39         . = MTVEC_OFFSET;
40         . = ALIGN(0x10);
41     } > ram

```

In the Libero design flow, the UART, GPIO, and SPI peripheral addresses are mapped to 0x60000000, 0x60001000, and 0x60002000 respectively. This information needs to be provided in the `hw_platform.h` file.

To map the peripheral address:

1. Open the hardware platform header file (`hw_platform.h`).
2. Ensure that the `SYS_CLK_FREQ` macro is defined as 83333000UL.
3. Ensure that the `COREUARTAPB0_BASE_ADDR` macro is defined as 0x60000000UL.
4. Ensure that the `COREGPIO_OUT_BASE_ADDR` macro is defined as 0x60001000UL.
5. Ensure that the `FLASH_CORE_SPI_BASE` macro is defined as 0x60002000UL.
6. Save the file.

The following figure shows the `hw_platform.h` after these updates.

**Figure 74 • Updated hw\_platform.h File**

```

38 //*****
39 * Non-memory Peripheral base addresses
40 * Format of define is:
41 * <corename>_<instance>_BASE_ADDR
42 */
43 #define COREUARTAPB0_BASE_ADDR 0x60000000UL
44 #define COREGPIO_IN_BASE_ADDR 0x70002000UL
45 #define CORETIMER0_BASE_ADDR 0x70003000UL
46 #define CORETIMER1_BASE_ADDR 0x70004000UL
47 #define COREGPIO_OUT_BASE_ADDR 0x60001000UL
48 #define FLASH_CORE_SPI_BASE 0x60002000UL
49 #define CORE16550_BASE_ADDR 0x70007000UL
50

```

The memory and peripheral addresses are successfully mapped.

## 3.7 Setting the UART Baud Rate

The value of the `BAUD_VALUE_115200` macro in the `hw_platform.h` file must be defined according to the system clock frequency to achieve the UART baud rate of 115200. The baud value is calculated using the following formula.

$$\text{BAUD\_VALUE} = (\text{CLOCK} / (16 * \text{BAUD\_RATE})) - 1$$

To define the system clock frequency:

1. Look for `#define SYS_CLK_FREQ` statement in the `hw_platform.h` file.

2. Define it as:

```
#define SYS_CLK_FREQ 83333000UL
```

The `SYS_CLK_FREQ` value must be same as that of the clock generated in the design.

The following figure shows the system clock frequency definition.

**Figure 75 • System Clock Frequency Definition**

```

33
34 #ifndef HW_PLATFORM_H
35 #define HW_PLATFORM_H
36
37 /*
38  * Soft-processor clock definition
39  * This is the only clock brought over from the Mi-V Libero design.
40  */
41 #ifndef SYS_CLK_FREQ
42 #define SYS_CLK_FREQ 83333000UL
43 #endif


```

## 3.8 Building the Mi-V Project

To build the Mi-V project, right-click the **MiV\_uart\_blinky** project in SoftConsole, and select **Build Project**.

The project is built successfully, and the hex file is generated in the **Debug** folder, as shown in the following figure.

**Figure 76 • Hex File**



The HEX file can be used for Design and Memory Initialization. For more information, see [Configure Design Initialization Data and Memories](#), page 25.


### 3.9 Debugging the User Application Using SoftConsole

Before debugging, the board and the serial terminal must be set up. For more information about the board and serial terminal setup, see [Board Setup](#), page 29 and [Serial Terminal Emulation Program \(PuTTY\) Setup](#), page 29.

To debug the application:


1. From the **Project Explorer**, select the **MiV\_uart\_blinky** project, and then click the **Debug** icon from the SoftConsole toolbar, as shown in the following figure.

**Figure 77 • Debug Icon**



2. In the **Create, manage and run configurations** window, double-click **GDB OpenOCD Debugging** to generate the debug configuration for the **MiV\_uart\_blinky** project.
3. Select the generated **MiV\_uart\_blinky Debug** configuration, and click **Search Project** (if by default not available), as shown in the following figure.


**Figure 78 • Create, manage, and run configurations Window – Main Tab**






4. Select the **MiV\_uart\_blinky.elf** binary, and click **OK**, as shown in the following figure.

**Figure 79 • MiV\_uart\_blinky.elf Selection**




5. Go to the **Debugger** tab, and replace the Config Options, Executable, and Commands as follows:
  - **Config Options:** `--file board/microsemi-riscv.cfg`
  - **Executable:** `${cross_prefix}gdb${cross_suffix}`
  - **Commands:**

```
set mem inaccessible-by-default off
set arch riscv:rv32
set $target_riscv = 1
set remotetimeout 7
```

**Figure 80 • Create, manage, and run configurations Window – Debugger Tab**


- In **Debug Configurations** -> **Startup** tab, clear the **Pre-run/Restart reset** check box to halt the program at the main () function and clear the **Enable ARM semihosting** check box.

**Figure 81 • Debug Settings- Startup Tab**




- Click **Apply**, and then click **Debug**, as shown in the preceding figure. The **Confirm Perspective Switch** dialog opens, as shown in [Figure 82](#).


**Figure 82 • Confirm Perspective Switch Dialog Box**



- Click **Yes**. The debugger halts the execution at the first instruction in the `main.c` file, as shown in the following figure.

**Figure 83 • First Instruction in the main.c File**


- On the SoftConsole toolbar, click **Resume** to resume the application execution, as shown in the following figure.

**Figure 84 • Resume Application Execution**

- The string *Hello World!* is printed on the serial terminal, as shown in the following figure. Also, LEDs 4, 5, 6, 7 on the PolarFire Evaluation Board blink.


**Figure 85 • Hello World in Debug Mode**

- On the SoftConsole menu, click **Run > Suspend** to suspend the execution of the application.
- Click the **Registers** tab to view the values of the Mi-V internal registers, as shown in the following figure.

**Figure 86 • Mi-V Register Values**


Name	Value	Description
General Registers		General Purpose and FPU Regi...
zero	0x0	
ra	0x800117f8	
sp	0x80012890	
gp	0x80012090	
tp	0x0	
t0	0x80010100	
t1	0x0	
t2	0x0	
fp	0x800128b0	
s1	0x0	
a0	0x600010a0	
a1	0x5	
a2	0x3b	
a3	0x60000000	
a4	0x2	
a5	0x769ee	
a6	0x0	
a7	0x0	
s2	0x0	

13. Click the **Variables** tab to view the values of variables in the source code, as shown in the following figure.

**Figure 87 • Variable Values**


Name	Type	Value
gpio_pattern	uint32_t	5
delay_count	volatile int32_t	485870

14. From the SoftConsole toolbar, use the **Step Over** option to view the application execution line by line, or use the **Step Into** option to execute the instructions inside a function. Use the **Step Return** option to come out the function. You can also add breakpoints in the application source code.
15. On the SoftConsole toolbar, click **Terminate** to terminate the debugging of the application.
16. Close PuTTY and SoftConsole.

### 3.10 Debugging the User Application from DDR3 Memory

The SoftConsole debugger loads the application to the memory-mapped RAM based on the RAM start address specified in the `miv-rv32-ram.ld` linker file. The following figure shows the RAM Start Address parameters in the linker file.

**Figure 88 • RAM Start Address Parameters**

```


microsemi-riscv-ram.ld
10 * This linker script assumes that the RAM is connected at on the Mi-V soft
11 * processor memory space. The start address and size of the memory space must
12 * be correct as per the Libero design.
13 *
14 * Support RV32IMA and IMC cores.
15 *
16 * SVN $Revision: 12759 $
17 * SVN $Date: 2020-05-14 19:43:19 +0530 (Thu, 14 May 2020) $
18 */
19
20 OUTPUT_ARCH( "riscv" )
21 ENTRY(_start)
22
23 MEMORY
24 {
25     ram (rwx) : ORIGIN = 0x80000000, LENGTH = 64k
26 }
27
28 RAM_START_ADDRESS = 0x80000000; /* Must be the same value MEMORY region ram ORIGIN
29 MTVEC_OFFSET      = 0x100;
30 RAM_SIZE          = 64k;
31 STACK_SIZE        = 2k; /* Must be the same value MEMORY region ram LENGTH
32 HEAP_SIZE          = 2k; /* needs to be calculated for your application */
33

```

The SoftConsole reference project specifies the TCM start address, which is 0x80000000 (highlighted in Figure 88). To perform application debugging from DDR3 memory, modify this value to the DDR3 memory starting address, 0x80010000. After modifying the value, clean and build the project.

When the application is debugged from DDR3, the stack pointer and locations in the disassembly must point to DDR3 address, as shown in the following figure.

**Figure 89 • Debugging from DDR3**



The screenshot displays the SoftConsole IDE interface during a debug session. The top panel shows the 'Registers' window with the stack pointer (sp) highlighted at 0x80012b00. The bottom panel shows the 'Disassembly' window with the instruction 'sw zero, -24(s0)' highlighted, indicating the stack pointer is used for addressing.

## 4 Appendix 1: Programming the Device Using FlashPro Express

This chapter describes how to program the PolarFire device with the Job programming file using a FlashPro programmer. The default location of the .job file is: mpf\_tu0775\_df\Programming\_Job


To program the PolarFire device using FlashPro Express, perform the following steps:

1. Ensure that the jumper settings on the board are the same as listed in Table 6, page 29.


**Note:** The power supply switch must be switched off while making the jumper connections.

2. Connect the power supply cable to the **J9** connector on the board.
3. Connect the USB cable from the Host PC to the **J5** (FTDI port) on the board.
4. Power on the board using the **SW3** slide switch.
5. On the host PC, launch the FlashPro Express software.
6. Click **New** or select **New Job Project** from FlashPro Express Job from Project menu to create a new job project, as shown in the following figure.


**Figure 90 • FlashPro Express Job Project**



7. Enter the following in the New Job Project from FlashPro Express Job dialog box:
  - Programming job file: Click Browse, and navigate to the location where the .job file is located and select the file. The default location is: <download\_folder>\mpf\_tu0775\_df\Programming\_Job.
    - mpf\_tu0775\_df\Programming\_Job\top\_RevD
    - mpf\_tu0775\_df\Programming\_Job\top\_RevE
  - FlashPro Express job project location: Click **Browse** and navigate to the location where you want to save the project.

**Figure 91 • New Job Project from FlashPro Express Job**


8. Click **OK**. The required programming file is selected and ready to be programmed in the device.
9. The FlashPro Express window appears as shown in the following figure. Confirm that a programmer number appears in the Programmer field. If it does not, confirm the board connections and click **Refresh/Rescan Programmers**.

**Figure 92 • Programming the Device**



10. Click **RUN**. When the device is programmed successfully, a **RUN PASSED** status is displayed as shown in the following figure.

**Figure 93 • FlashPro Express—RUN PASSED**



11. Close **FlashPro Express** or in the **Project** tab, click **Exit**.

## 5 Appendix 2 - References

---

This section lists documents that provide more information about RISC-V and other IP cores used to build the RISC-V subsystem.


- For more information about MIV\_RV32, see [MIV\\_RV32 Handbook](#) from the Libero SoC Catalog.
- For more information about CoreJTAGDebug, see [CoreJTAGDebug\\_HB.pdf](#).
- For more information about CoreAHBtoAPB3, see [CoreAHBtoAPB3\\_HB.pdf](#).
- For more information about CoreAXItoAHBL, see [CoreAXItoAHBL\\_HB.pdf](#).
- For more information about CoreGPIO, see [CoreGPIO\\_HB.pdf](#).
- For more information about CoreUARTapb, see [CoreUARTapb\\_HB.pdf](#).
- For more information about CoreAHBLite, see [CoreAHBLite\\_HB.pdf](#).
- For more information about CoreAPB3, see [CoreAPB3\\_HB.pdf](#).
- See the following documents on [PolarFire FPGAs Documentation](#) web page:
  - For more information about PolarFire Initialization Monitor, see *PolarFire FPGA and PolarFire SoC FPGA Device Power-Up and Resets User Guide*.
  - For more information about PolarFire Clock Conditioning Circuitry (CCC), see *PolarFire FPGA and PolarFire SoC FPGA Clocking Resources User Guide*.
  - For more information about PolarFire SRAM, see *PolarFire FPGA and PolarFire SoC FPGA Fabric User Guide*.
- For more information about Libero, ModelSim, and Synplify, see the [Libero SoC PolarFire webpage](#).
- For more information about SoftConsole, see the [SoftConsole webpage](#).
- For more information about loading a Job file using FlashPro Express, see the User Guide from **FlashPro Express - > Help -> User Guide**.

## 6 Appendix 3 - DDR3 Configuration

If you are using Rev E kit the following are the configurations for DDR3 controller with the initialization and timing parameters for **MT41K512M8DA-107: P** part present on the **Rev E** PolarFire Evaluation Kit.

- On **General** tab, set **CCC PLL Clock Multiplier** to **8**, and **DQ Width** as **16**, as shown in below figure. The clock multiplier value of **8** sets the CCC PLL reference clock frequency to 83.333 MHz. A reference clock of this frequency is required for the PLL present inside the DDR3 subsystem. The PLL generates a 666.666 MHz DDR3 memory clock frequency and a 166.666 MHz DDR3 AXI clock frequency. The DQ width is set to 16 to match the width of the DDR3 memory present on the board.


**Figure 94 • General Tab**



General	Memory Initialization	Memory Timing	Controller	Misc.
<div> <div>Top</div> <div> Protocol: <span>DDR3</span> </div> <div> Generate PHY only: <input type="checkbox"/> </div> </div>				
<div> <div>Clock</div> <div> Memory Clock Frequency (MHz): <span>666.666</span> </div> <div> CCC PLL Clock Multiplier: <span>8</span> </div> <div> CCC PLL Reference Clock Frequency (MHz): <span>83.333</span> </div> <div> User Logic Clock Rate: <span>QUAD</span> </div> <div> User Clock Frequency: <span>166.6665</span> </div> </div>				
<div> <div>Topology</div> <div> Memory Format: <span>COMPONENT</span> </div> <div> DQ Width: <span>16</span> </div> <div> SDRAM Number of Ranks: <span>1</span> </div> <div> Enable address mirroring on odd ranks: <input type="checkbox"/> </div> <div> DQ/DQS group size: <span>8</span> </div> <div> Row Address width: <span>16</span> </div> <div> Column Address Width: <span>10</span> </div> <div> Bank Address Width: <span>3</span> </div> <div> Enable DM: <span>DM</span> </div> <div> Enable Parity/Alert: <input type="checkbox"/> </div> </div>				

2. The following figure shows initialization configuration settings for the DDR3 memory.


**Figure 95 • Memory Initialization**



General	Memory Initialization	Memory Timing	Contr...
<b>Mode Register 0</b>			
Read Burst Type		Sequential	
Burst Length		Fixed BL8	
Memory CAS Latency		9	
<b>Mode Register 1</b>			
ODT Rtt Nominal Value		RZQ/6	
Memory Additive CAS Latency		Disabled	
Output Drive Strength		RZQ/7	
<b>Mode Register 2</b>			
Self Refresh Temperature		Normal	
Memory Write CAS Latency		7	
Partial Array Self Refresh		Full	
Dynamic ODT (Rtt_WR)		Dynamic ODT off	

3. The following figure shows timing configuration settings for the DDR3 memory.


**Figure 96 • Memory Timing**



Section	Parameter	Value
Timing parameters dependent on speed bin	tRAS (ns)	36
	tRCD (ns)	13.91
	tRP (ns)	13.91
	tRC (ns)	49.5
	tWR (ns)	15
	tFAW (ns)	30
Timing parameters dependent on speed bin and clock frequency	tWTR (cycles)	5
	tRRD (ns)	6
	tRTP (ns)	7.5
Timing parameters dependent on operating condition	tREFI (us)	7.8
Timing parameters dependent on speed bin and page size	tRFC (ns)	260
Other Timing parameters	tZQinit (cycles)	512
	ZQ Calibration Type	Short

4. The following figure shows controller configuration settings for the DDR3 memory.

**Figure 97 • Controller**



General | Memory Initialization | Memory Timing | **Controller**

**Instance Select**

Instance Number

**User Interface**

Fabric Interface

AXI Width

AXI ID Width

**Efficiency**

Enable Activate/Precharge look-ahead ☐

Command queue depth

Enable User Refresh Controls ☐

Address Ordering

**Misc**

Enable RE-INIT Controls ☐

**ODT Activation Settings on Write**

Enable Rank0 - ODT0 ☒ Enable Rank0 - ODT1 ☐

Enable Rank1 - ODT0 ☐ Enable Rank1 - ODT1 ☒


**ODT Activation Settings on Read**

Enable Rank0 - ODT0 ☐ Enable Rank0 - ODT1 ☐

Enable Rank1 - ODT0 ☐ Enable Rank1 - ODT1 ☐

5. The following figure shows miscellaneous configuration settings for the DDR3 memory.

**Figure 98 • Misc**



General | Memory Initialization | Memory Timing | Controller | **Misc.**

**Simulation Options**

Simulation Mode

**Throughput Options**

Pipe Lining ☐

**Note:** Return to section [Instantiating APB3 Bus](#), page 12 for completing the design implementation.