

Triple Channel Clock Translator

Features

- Three independent OTN De-Synchronizers
- Excellent jitter performance of 180 fs rms in 12 kHz to 20 MHz band meets jitter requirements of 10G/40G and 100G PHYs
- Three programmable ultra-low jitter synthesizers generate any frequency from 1 Hz to 900 MHz.
- One programmable general purpose synthesizer generates any clock from 1 Hz to 180 MHz
- 6 differential (CML) or 12 single ended (CMOS) ultralow jitter outputs plus two general purpose CMOS outputs
- Accepts up to 10 LVPECL/LVDS/HCSL/LVCMOS inputs

Ordering Information

ZL30174LDG6* 100 Pin aQFN Trays *Pb Free Tin/Silver/Copper

Package size: 10 x 10 mm
-40°C to +85°C

- Up to three programmable digital PLLs/NCOs with loop bandwidth from 14 Hz to 470 Hz synchronize to any clock rate from 1 kHz to 900 MHz
- Automatic hitless reference switching and digital holdover on reference fail with initial holdover accuracy better than 10 ppb

Applications

- OTN Transponders/Muxponeders
- OTN Switches
- Test Equipment




Figure 1. Functional Block Diagram



2 Feature List

2.1 General features

- Three independent clock channels
- Operates from a single crystal resonator or clock oscillator
- Configurable from SPI/I2C bus or from pre-configured flash memory

2.2 Electrical Clock Inputs

- Accepts up to 10 LVCMOS or 5 LVDS/HCSL/LVPECL/CML differential inputs
- Frequencies from 1 kHz to 180 MHz for LVCMOS
- Frequencies from 1 kHz to 900 MHz for LVDS/HCSL/LVPECL/CML
- Flexible input reference monitoring automatically disqualifies references based on frequency and phase irregularities.
 - Each input reference has its own set of monitors which can be independently programmed.
 - Loss of signal (LOS)
 - o Single Cycle Monitor (Triggers on glitches or variation in duty-cycle)
 - Coarse Frequency Monitor
 - o Precise Frequency Monitor
- · Locks to gapped clocks

2.3 Electrical Clock Engine

- Digital PLLs filter jitter from 14Hz up to 470 Hz
- Multiple modes of operation
 - o Freerun
 - o Forced holdover
 - o Forced reference
 - Automatic
 - NCO
- Internal state machine automatically controls state
 - o Locked
 - Acquiring
 - o Holdover
- Automatic hitless reference switching and digital holdover on reference fail
- Programmable bandwidth
- Programmable damping & phase gain (gain peaking)
- Programmable lock and fast lock options
- Support for fast lock with lock times in seconds
- Support for hitless reference switching with typical performance 0.6 ns
- Holdover better than 1ppb with post holdover filter. Without the post holdover filter the initial holdover accuracy is better than 10ppb.
- Full rate conversion between input and output clock frequencies



2.4 Electrical Clock Generation

- Four programmable synthesizers
- Precision Synthesizers
 - o Each ultra-low jitter output can be independently set to be differential (CML) or two CMOS
 - o Six CML outputs
 - Generate clock rates from 1 Hz to 900 MHz
 - Jitter performance of 180 fs rms (12 kHz 20 MHz)
 - Meets OC-192, STM-64, 1 GbE & 10 GbE interface jitter requirements
 - o Twelve LVCMOS outputs
 - Generate clock rates from 1 Hz to 180 MHz
 - Jitter performance of 290 fs rms (12 kHz 20 MHz)
- General Synthesizer
 - o Two LVCMOS outputs
 - Generate clock rates from 1 Hz to 180 MHz
 - Jitter performance of 17 ps rms (12 kHz 20 MHz
- Programmable output advancement to accommodate trace delays or compensate for system routing paths
- Each output has its own power supply pin which can be hooked to 3.3V, 2.5V or 1.8V supplies. Outputs may
 be disabled to save power



3 Application

ZL30174 is multifunctional device which can be used in many OTN applications. It provides four independent PLL channels which can synchronize to any input frequency from 1KHz up to 900MHz. ZL30174 can generate any output frequency from 1Hz up to 180MHz for LVCMOS and up to 900MHz for CML outputs. Each channel is comprised of a DPLL and a Synthesizer.

ZL30174 with its three ultra-low jitter channels can be used in OTN Transponder OTU-4 applications as shown in Figure 4. To simplify the block diagram ZL30174 is split into two blocks each containing one PLL. Each PLL here comprises of DPLL with sub 300Hz loop bandwidth as required by OTN specs and a Synthesizer used to generate required frequency with ultra-low jitter required by Serializers. The third ultra-low jitter synthesizer is used to generate system clock.

Figure 2 shows one channel (PLL0) used as De-Synchronizer to filter gapped OTN line clock. The gapped clock is generated in demapper justification block by removing pulses from the extracted OTN line clock. The gapped clock needs to be cleaned from jitter before it can be used to drive 100G Ethernet CAUI Serializers. The second PLL (PLL1) is used to drive OTN line. It can be set in a free run mode where the clock is synchronized to free run crystal oscillator used as ZL30174 master clock or the OTN line can be synchronized to 100G client by synchronizing PLL1 to the Ethernet clock as shown in Figure 2.




Figure 2. OTU-4 Transponder

An example of phase noise at the output of one of ultra-low jitter synthesizers is shown in following figure.




Figure 3. Phase noise plot for 622.08MHz output clock with 200MHz XO (151fs jitter in 12kHz to 20MHz band)



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,400 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.