# SmartFusion2 SoC FPGA PCIe Control Plane Demo For Advanced Development Kit - Libero SoC v11.6

DG0566 Demo Guide

September 2015



# 🏷 Microsemi.

SmartFusion2 SoC FPGA PCIe Control Plane Demo For Advanced Development Kit - Libero SoC v11.6

# **Revision History**

Date	Revision	Change
28 September 2015	3	Third release
29 January 2015	2	Second release
27 August 2014	1	First Release

### **Confidentiality Status**

This is a non-confidential document.



# **Table of Contents**

	Table of Contents	3
	Preface	4
	About this document	4
	Intended Audience	4
	References	4
		• •
	SmartFusion2 SoC FPGA PCIe Control Plane Demo For Advanced Development Kit	. 5
	Introduction	. 5
	Design Requirements	. 6
	Demo Design	. 7
	Introduction	7
	Demo Design Description	0 8
	Setting Up the Demo Design	11
	Board Setub	12
	Programming the Board	12
	Running the Demo Design	17
	Running the Demo Design on Windows	17
	Running the Demo Design on Linux	29
		38
	Appendix: SmartFusion2 Advanced Development Kit Board	39
Δ	List of Changes	40
~		10
В	Product Support	41
	Customer Service	41
	Customer Technical Support Center	41
	Technical Support	41
	Website	41
	Contacting the Customer Technical Support Center	41
	Email	41 42
	Outside the U.S.	42
	ITAR Technical Support	42



# Preface

### About this document

This demo is for SmartFusion<sup>®</sup>2 system-on-chip (SoC) field programmable gate array (FPGA) devices. It provides instructions on how to use the corresponding reference design.

### **Intended Audience**

SmartFusion2 devices are used by:

- FPGA designers
- System-level designers

### References

### **Microsemi Publications**

The following references are used in this document:

- UG0331: SmartFusion2 Microcontroller Subsystem User Guide
- UG0447: SmartFusion2 and IGLOO2 High Speed Serial Interfaces User Guide

Refer to the following web page for a complete and up-to-date listing of SmartFusion2 device documentation: *http://www.microsemi.com/products/fpga-soc/soc-fpga/smartfusion2* 



### Introduction

The SmartFusion2 SoC FPGA devices integrate a fourth generation flash-based FPGA fabric and an ARM<sup>®</sup> Cortex<sup>®</sup>-M3 processor, along with high performance communication interfaces on a single chip. The SmartFusion2 high speed serial interface (SERDESIF) provides a fully hardened PCIe endpoint (EP) implementation and is compliant with PCIe Base Specification Revision 2.0 and 1.1. For more details, refer to the *UG0447: SmartFusion2 and IGLOO2 High Speed Serial Interfaces User Guide*.

The demo explains the SmartFusion2 embedded PCI Express feature and how this can be used as a low bandwidth control plane interface using the SmartFusion2 Advanced Development Kit board.

The demo provides a simple design to access the SmartFusion2 PCIe EP from a Host PC. A GUI is provided for read and write access to the SmartFusion2 PCIe configuration space and memory space of BAR0 and BAR1. It also provides the Host PC device drivers for the SmartFusion2 PCIe EP. It can run on both Windows and Red Hat Linux operating system (OS).

Figure 1 shows the top-level block diagram for the PCIe control plane demo. The demo design uses a SmartFusion2 PCIe interface with a maximum link width of x4 to interface with a Host PC PCIe Gen 2 slot. If the Host PC does not support Gen 2 slot, the design automatically changes to Gen 1 slot. The SmartFusion2 microcontroller subsystem (MSS) GPIOs control the LEDs and switches on the SmartFusion2 Advanced Development Kit board using the PCIe interface. The Host PC can also read memory and writes to the SmartFusion2 eSRAM through GUI. The Host PC can also be interrupted by using the push button on the SmartFusion2 Advanced Development Kit board.



Figure 1 • PCIe Control Plane Demo Top-Level Block Diagram



# **Design Requirements**

~

Table 1 lists the SmartFusion2 Advanced Development Kit board design requirements details.

#### Table 1 • SmartFusion2 Advanced Development Kit board Design Requirements

Design Requirements	Version						
Hardware							
SmartFusion2 Advanced Development Kit board	Rev A or later						
12 V adapter							
FlashPro5							
USB A to Mini-B cable							
Host PC with an available PCIe 2.0 Gen 1 or Gen 2 compliant slot	64-bit Windows 7 OS or 64-bit Red Hat Linux OS (Kernel Version: 2.6.18-308)						
Software							
Libero <sup>®</sup> System-on-Chip (SoC) for viewing the design files	v11.6						
FlashPro Programming Software							
Host PC Drivers (provided along with the design files)	-						
GUI executable http://soc.microsemi.com/download/rsc/?f=PCIe_Demo_GUI_Installer							



# **Demo Design**

### Introduction

The design files for this demo can be downloaded from the Microsemi<sup>®</sup> website: *http://soc.microsemi.com/download/rsc/?f=m2s\_dg0566\_libero11p6\_df* 

Design files include:

- LiberoProject
- ProgrammingFile
- Linux\_64bit
- Windows\_64bit
- Source Files
- Readme.txt

Figure 2 shows the top-level structure of the design files. For further details, refer to the readme.txt file.









### **Demo Design Features**

The demo design performs the following tasks:

- Displays PCIe link enable/disable, negotiated link width, and the link speed.
- · Controls the status of LEDs on the SmartFusion2 Advanced Development Kit board
- Displays the position of DIP switches on the SmartFusion2 Advanced Development Kit board
- · Enables read and write to eSRAM
- Accepts and displays interrupts from the push button on the SmartFusion2 Advanced Development Kit board
- · Displays the SmartFusion2 PCIe Configuration space

### **Demo Design Description**

The demo design helps to access the SmartFusion2 PCIe EP from the Host PC. Figure 3 shows a detailed block diagram of the design implementation.



#### Figure 3 • PCIe Control Plane Demo Block Diagram

This demo design implements the SmartFusion2 embedded PCI Express interface as a low bandwidth control plane interface. This design provides Host PC drivers and a Host PC interface over PCIe to control the SmartFusion2 device. Figure 3 shows a detailed block diagram of the design implementation. The PCIe EP device receives commands from the Host PC through GUI and does corresponding memory writes to the SmartFusion2 MSS address space. The MSS address space provides a GPIO block and eSRAM memory block, which is accessed through a fabric interface controller (FIC\_0).



The SERDES\_IF\_0 is configured for a PCIe 2.0, x4 link width with GEN2 speed for SmartFusion2 Advanced Development Kit board. The PCIe interface to the fabric uses an AMBA<sup>®</sup> High-speed Bus (AHB). The AHB master interface of SERDESIF is enabled and connected to the AHB slave interface of FIC\_0 to access the MSS peripherals. The SmartFusion2 PCIe BAR0 and BAR1 are configured in 32-bit memory mapped memory mode.

The advanced eXtensible interface (AXI) master windows of the SERDESIF PCIe provide address translation for accessing one address space from another address space as the PCIe address is different from SmartFusion2 AHB bus matrix address space. The AXI master window 0 is enabled and configured to translate the BAR0 memory address space to the MSS GPIO address space to control the MSS GPIOs. The AXI master window 1 is enabled and configured to translate the BAR1 memory address space to perform read and writes from PCIe.

MSS GPIO block is enabled and configured as below:

- GPIO\_0 to GPIO\_7 as outputs and connected to LEDs
- · GPIO\_8 to GPIO\_11 as inputs and connected to DIP switches

The PCIe interrupt line is connected to the SW1 push button on the SmartFusion2 Advanced Development Kit. The FPGA clocks are configured to run the FPGA fabric and MSS at 75 MHz.

#### Simulating the Design

The design supports the BFM\_PCIe simulation level to communicate with the High Speed Serial Interface block through the master AXI bus interface. Though, the serial communication does not actually go through the High Speed Serial Interface block, this scenario allows validating the fabric interface connections. The *SERDESIF\_0\_user.bfm* file under the *<LiberoProject>simulation* folder contains the BFM commands to verify the read or write access to MSS GPIOs and eSRAM.

BFM commands added in the serDesif\_0\_user.bfm file do the following:

- Write to GPIO\_OUT[7:0]
- Write to eSRAM
- Read-check from eSRAM



To run the simulation, double-click **Simulate** under **Verify Pre-Synthesized Design** in the **Design Flow** window of the Libero project. ModelSim runs the design for about 270 us. The ModelSim **Transcript** window displays the BFM commands and the BFM simulation completed with no errors, as shown in Figure 4.



Figure 4 • SERDES BFM Simulation





Figure 5 shows the **Wave** window with GPIO\_OUT signals.



Figure 5 • Simulation Result with GPIO\_OUT Signals

# Setting Up the Demo Design

The following steps describe how to setup the demo for SmartFusion2 Advanced Development Kit board:

1. Connect the Host PC to the J33 Connector using the USB A to mini-B cable. The USB to UART bridge drivers are automatically detected. Verify, if the detection is made in the device manager as shown in Figure 6.



Figure 6 • Device Manager



2. Connect the jumpers on the SmartFusion2 Advanced Development Kit board as shown in Table 2.

**CAUTION**: While making the jumper connections, the power supply switch **SW7** on the board should be in OFF position.

Table 2 • SmartFusion2 FPGA Advanced Kit Jumper Settings

Jumper	Pin (from)	Pin (to)	Comments
J116, J353, J354, J54	1	2	These are the default jumper settings of the Advanced Development Kit board. Make sure these jumpers are set
J123	2	3	
J124, J121, J32	1	2	JTAG programming via FTDI

3. Connect the power supply to the J42 Connector on the SmartFusion2 Advanced Development Kit board.

### **Board Setub**

Snapshots of the SmartFusion2 Advanced Development Kit Board with the complete set up is given in the "Appendix: SmartFusion2 Advanced Development Kit Board" on page 39.

### **Programming the Board**

The following steps describe how to program the board.

- 1. Download the demo design from: http://soc.microsemi.com/download/rsc/?f=m2s\_dg0566\_libero11p6\_df
- 2. Switch ON the SW7 power supply switch.
- 3. Launch the FlashPro software.
- 4. Click New Project.



P FlashPro	
File Edit View Tools Programmers Configuration Customize Help	
New Project       Configure Device       Image: Configure Device         Open Project       Image: Configure Device       Image: Configure Device	
New Project       Project Name:       PCIe_Control_Plane       Project Location:       C: Users \swapna.onteddhu\Desktr       Browse       Programming mode       © Single device       O Chain       Help     OK	ni
All & Errors & Warnings Info	
Ready	No project loaded

5. In the **New Project** window, enter the **Project Name** as PCIe\_Control\_Plane.

Figure 7 • FlashPro New Project

- 6. Click **Browse** and navigate to the location where you want to save the project.
- 7. Click Single device as the Programming mode.





8. Click OK to save the project.



#### Figure 8 • FlashPro5 Programmer Type

- 9. Click **Configure Device** on the FlashPro GUI.
- 10. Click **Browse** and navigate to the location where the PCIe\_Demo\_top.stp file is located and select the file. The location for SmartFusion2 Advanced Development Kit board is: <a href="https://www.commons.org"></a> <a href="https://www.commons.org">www.commons.org</a> <a href="https://www.commons.org">www.commons.org</a> <a href="https://www.commons.org">dout</a> <a href="https://www.commons.org">www.commons.org</a> <a href="https://www.commons.org"/>www.commons.org"/>www.commons.org</a> <a href="https://wwww.commons.org"/>wwww.commons.org"/>www.commons.org</a> <br/></a>

14



11. Click **Open**. The required programming file is selected and is ready to be programmed in the device.

FP F	ashPro -		ontrol P	lanel *							-	0			-	-			_		-			• ×
File	Edit \	(iew T	ools P	rogram	mers	Confi	igurati	on C	ustom	ize He	ln							-		-	-			
<u>i</u> ne		9			~~ I		igurau ∃   ø	b zst	📥	3 🐴 🕯	-γν (Φ) (Φ)	👞 🗄	n   🐲											
		8	~		1312				Reis	877	<b>0</b>	<b>~~</b> [87		·										
				[	N	ew Proji pen Proj	ect ject	* >		<b>→</b>	C Vi	onfigure D ew Progra	evice mmers	<b>\$</b>			PF	OGRAN	иЧ	RUN	]			
				l																				
×	Programmi	ng file																						
	PCIe_[	Demo_to	p.stp							Brow	vse													
										Mod	lify				<u> </u>									
	STAPL_V IDCODE	ERSIO	4 J	ESD71 F80310	CF						^	Actio		Mode:	🔘 Bas	SIC 🤇	) Advance	ed						
Nop	IDMASK		0	FFFFFI	FF .																			
Ň	CHECKSU	M	D	7A5	emo_c	op						Ľ	nouna	IMI										
ration	SECURIT ALG VER	Y	D 2	isable	•						=			Proc	edures									
Ingin	SILSIG		0	00000	00																			
Colored Colore	MAX_FRE	Ω.	1	000000	00		_				Ŧ				7									
Devic								_			-													
ingle	Chair	n Parame	eter						Inspec	Device														
×	prog	ramme ted r	er '750	662' biect	: Fl	ashPr \Use	:04 :s\s	anna	. onto	-ddhu	Deskt	on\PC	e Col	trol	Plane	-\ PC	Te Con	trol	Plan	e.pro				1
	STAR	PL fil	e 'D:'	M2GL	PCI	E_Cor	itrol	_Pla	ne_D	SN_DF	Prog	amming	File	PCI	Demo	_to	p.stp'	has	been	load	led s	ucces	sfully	
	DESI	GN :	PCIe_I	Demo_	top;	CHE	CKSU	м:	D7A5	ALC	- VERS	ION :	2											E
		_																						-
	<b>                                     </b>	I ∕ Erro	rs∖Wa	rnings	∖ Info	1																		
Read	у												D:\/	/I2GL_P	CIE_Con	trol_P	Plane_DSN	N_DF\P	rogran	nming F	File\PC	Ie_Dem	o_top.stp	SINGLE
					-				_		_		<b>—</b>											

Figure 9 • FlashPro Project Configured

12. Click **PROGRAM** to start programming the device. Wait until a message is displayed indicating that the **PROGRAM PASSED**.

### Connecting the Board to the Host PC

The following steps describe how to connect the board to the Host PC.

- After successful programming, power OFF the SmartFusion2 Advanced Kit board and shut down the Host PC.
  - This demo is designed to run in any PCIe Gen 2 compliant slot. If the Host PC does not support Gen 2 compliant slot, the demo switches to Gen 1 slot.
- Connect the CON1 PCIe Edge Card Ribbon cable to Host PC PCIe Gen 2 slot or Gen 1 slot as applicable.

**CAUTION**: Host PC must be powered OFF while inserting the PCIe Edge connector. If it is not, the PCIe device detection and selection of Gen 1 or Gen 2 slot may not occur properly. This is very dependent on the Host PC PCIe configuration. It is recommended that the Host PC is powered OFF before inserting the PCIe card.



Figure 10 shows the board setup for the Host PC in which SmartFusion2 Advanced Kit board is connected to the Host PC PCIe slot.



Figure 10 • SmartFusion2 Advanced Development Kit Setup for Host PC



## **Running the Demo Design**

This demo can run on both Windows and RedHat Linux OS.

- To run the demo on Windows OS GUI, Jungo drivers are provided. Refer to "Running the Demo Design on Windows" on page 17.
- To run the demo on Linux OS, native RedHat Linux drivers and command line scripts are provided. Refer to "Running the Demo Design on Linux" on page 29

### **Running the Demo Design on Windows**

The following steps describe how to run the demo design on windows,

- 1. Switch **ON** the power supply switch, **SW7**.
- Power on the Host PC and open the Host PC Device Manager for PCIe device, as shown in Figure 11. If the PCIe device is not detected, power cycle the SmartFusion2 Advanced Development Kit board. Right-click PCIe Device > Scan for hardware changes in Device Manager.

	🚽 Device Manager		
	Pevice Manager         File       Action       View       Help         Image: Period State       Image: Period State       Image: Period State         Image: Period State       Image: Period State       Image: Period State         Image: Period State       Image: Period State       Image: Period State         Image: Period State       Image: Period State       Image: Period State         Image: Period State       Image: Period State       Image: Period State         Image: Period State       Image: Period State       Image: Period State         Image: Period State       Image: Period State       Image: Period State         Image: Period State       Image: Period State       Image: Period State         Image: Period State       Image: Period State       Image: Period State         Image: Period State       Image: Period State       Image: Period State         Image: Period State       Image: Period State       Image: Period State         Image: Period State       Image: Period State       Image: Period State         Image: Period State       Image: Period State       Image: Period State         Image: Period State       Image: Period State       Image: Period State         Image: Period State       Image: Period State       Image: Period State         Image	es	
6	Sound, video and game control Sound, video and game control System devices	ollers	

Figure 11 • Device Manager

Note: If the device is still not detected, check whether or not the BIOS version in Host PC is the latest, and if PCIe is enabled in the Host PC BIOS.

If the Host PC has any other installed drivers (previous versions of Jungo drivers) for the SmartFusion2 PCIe device, uninstall them.



The following steps describe how to uninstall previous versions of Jungo drivers:

a. Navigate to device manager and right-click **DEVICE** and select **Uninstall** as shown in Figure 12. The **Confirm Device Uninstall** dialog box is displayed.



#### Figure 12 • Device Uninstall

- b. Select the **Delete the driver software for this device** check box as shown in Figure 13.
- c. Click **OK**.



#### Figure 13 • Confirm Device Uninstall

After uninstalling previous Jungo drivers, make sure that the PCIe device is detected in the **Device Manager** window as shown in Figure 11 on page 17.

#### **Drivers** Installation

The PCIe Demo uses a driver framework provided by Jungo WinDriverPro. To install the PCIe drivers on Host PC for SmartFusion2 Advanced Development Kit board, use the following steps:

- 1. Extract the **PCIe\_Demo.rar** to C:\ drive. The *PCIe\_Demo.rar* is located in the provided design files:
  - M2S150\_PCIe\_Control\_Plane\_DF\Windows\_64bit\Drivers\PCIe\_Demo.rar

Note: Installing these drivers requires the Host PC administration rights.

2. Run the batch file C:\PCIe\_Demo\DriverInstall\Jungo\_KP\_install.bat.



3. Click Install, if the window is displayed as shown in Figure 14.

Windows Security	
Would you like to install this device software?	
Always trust software from "Jungo LTD". Install Don't Install	
Vou should only install driver software from publishers you trust. How can I decide which device software is safe to install?	

#### Figure 14 • Jungo Driver Installation

- Note: If the installation is not in progress, right-click on the command prompt and select Run as administrator. Run the batch file C:\PCIe\_Demo\DriverInstall\Jungo\_KP\_install.bat from command prompt.
  - 4. Click **Install this driver software anyway** if the window appears as shown in Figure 15.



#### Figure 15 • Windows Security

#### PCIe Demo GUI Installation

The SmartFusion2 PCIe demo GUI is a simple GUI that runs on the Host PC to communicate with the SmartFusion2 PCIe EP device. The GUI provides the PCIe link status, driver information, and demo controls. The GUI invokes the PCIe driver installed on the Host PC and provides commands to the driver according to the user selection.



Use the following steps to install the GUI:

- 1. Download the PCIe demo GUI installer from http://soc.microsemi.com/download/rsc/?f=PCIe\_Demo\_GUI\_Installer
- 2. Extract the PCIe\_Demo\_GUI\_Installer.rar.
- Double-click the setup.exe in the provided GUI installation (*PCIe\_Demo\_GUI\_Installer\setup.exe*). Apply default options as shown in Figure 16.

Destination Directory         Select the primary installation directory.         All software will be installed in the following locations. To install software into a different locations, click the Browse button and select another directory.         Directory for PCIe Demo         C:\Program Files\PCIe Demo\         Browse	PCIe Demo	
All software will be installed in the following locations. To install software into a different locations, click the Browse button and select another directory. Directory for PCIe Demo C:\Program Files\PCIe Demo\ Browse	Destination Directory Select the primary installation directory.	
	All software will be installed in the following locations. To install software into a different locations, click the Browse button and select another directory. Directory for PCIe Demo C:\Program Files\PCIe Demo\	Browse
Directory for National Instruments products C:\Program Files\National Instruments\ Browse C:\Program Files\National Instruments\ Cancel	Directory for National Instruments products C:\Program Files\National Instruments\	Browse

Figure 16 • GUI Installation

3



4. Click **Next** and **Finish** to complete the installation. Figure 17 shows the **Successful GUI Installation** window.

SmartFusion2_PCIe	
Installation Complete	
The installer has finished updating the system.	
<< Back	Next >> Einish

Figure 17 • Successful GUI Installation

3

5. Restart the Host PC.



#### Running the PCIe GUI

The following steps describe how to run the PCIe GUI.

- 1. Check the Host PC Device Manager for the drivers. If the device is not detected, power cycle the SmartFusion2 Advanced Development Kit board.
- Right-click DEVICE > Scan for hardware changes in Device Manager. Ensure that the board is switched ON.



#### Figure 18 • Device Manager - PCIe Device Detection

Note: If a warning symbol is displayed on the **DEVICE** or **WinDriver** icon in the **Device Manager**, uninstall them and start from step1 of "Drivers Installation" on page 29.



3. Invoke the GUI from ALL Programs > PCIeDemo > PCIe Demo GUI. Figure 19 shows the PCIe Demo GUI window.



Figure 19 • PCIe Demo GUI

4. Click **Connect** icon highlighted in Figure 19. The Link Width, Gen, Rate, and Type of Kit are displayed on the GUI as shown in Figure 20 on page 24.





Figure 20 • Version Information

Note: If the Host PC does not support Gen 2 slot, the design automatically changes to Gen 1 slot.



5. Click Demo Controls. Figure 21 shows the LED options and DIP switch status.

🗢 PCIe Demo Ver 12.3		
🛇 Microsen	ni.	PCIe Demo
Tue, Jul 29, 2014 1:49:24 PM	Link Width: 4	x Gen 2 Rate 5G Board SF2 Adv Dev Kit 💌 🔛
PCIe Link Info	LED 1	Interrupt Counter* ON ON ON
Config Space	LED 2	Enable Interrupt Session
PCIe R/W	LED 4	Clear/Disable Interrupts
	LED 6	Start LED ON/OFF Walk
	LED 8	Stop LED ON/OFF Walk
	*NOTE: PRESS AP	PROPRIATE PUSH BUTTON SWITCH TO TOGGLE THE INTERRUPT COUNTER
PCIe Li	ink 🔵 💋	SMARTFusion 2

#### Figure 21 • Demo Controls

- 6. Click LEDs on GUI to ON/OFF the LEDs on the SmartFusion2 Advanced Development Kit board.
- 7. Click Start LED ON/OFF Walk to blink the LEDs on SmartFusion2 Advanced Development Kit board.
- 8. Click Stop LED ON/OFF Walk to stop the LEDs blinking.
- 9. Change the DIP switch positions (**1 to 4**) on the SmartFusion2 Advanced Development Kit board (SW5) and observe the similar position of switches in GUI SWITCH MODULE.
- 10. Click Enable Interrupt Session to enable the PCIe interrupt.



11. Press the push button **SW1** on the SmartFusion2 Advanced Development Kit board and observe the interrupt count in the **Interrupt Counter** field, as shown in Figure 22.



Figure 22 • Interrupt Counter

<sup>12.</sup> Click Clear/Disable Interrupts to clear and disable the PCIe interrupts.



13. Click **Config Space** to read details about the PCIe configuration space. Figure 23 shows the PCIe configuration space.



#### Figure 23 • Configuration Space

- 14. Click **PCIe R/W** to perform read and writes to eSRAM memory through **BAR1** space. Figure 24 on page 28 shows the **PCIe R/W** window.
- 15. Enter Address between 0x0000 to 0xFFFC range.



16. Enter **Data**. The data field accepts a 32-bit hexadecimal value.

S PCIe Demo Ver 12.3	
\sub Microsemi.	PCIe Demo
Tue, Jul 29, 2014 1:51:12 PM	Link Width: 4x Gen 2 Rate 5G Board SF2 Adv Dev Kit
PCIe Link Info Demo Controls Config Space	BAR 1 Memory Range
PCIe R/W	Read Write
	SM & DT EUCION® 2
PCIe Link	

Figure 24 • Perform Read and Write to eSRAM Using PCIe





### **Running the Demo Design on Linux**

- 1. Switch ON the power supply switch SW7 on the SmartFusion2 Advanced Development Kit board.
- 2. Switch ON the Red Hat Linux Host PC.
- 3. Red Hat Linux Kernel detects the SmartFusion2 PCIe end point as Actel Device.
- 4. On Linux Command Prompt Use lspci command to display the PCIe info.
  - # lspci



#### Figure 25 • PCIe Device Detection

#### **Drivers Installation**

Enter the following commands in the Linux command prompt to install the PCIe drivers:

- 1. Create the sf2 directory under the home/ directory using the following command:
  - # mkdir /home/sf2
- 2. Copy the M2S150\_PCIe\_Control\_Plane\_DF/ design files folder under /home/sf2 directory, which contains the Linux PCIe device driver files and Linux PCIe application utility files.
- 3. Copy the Linux PCIe Device Driver file (PCIe\_Driver.zip) from M2S150 PCIe Control Plane DF/ design files folder.
  - # cp -rf

/home/sf2/M2S150\_PCIe\_Control\_Plane\_DF/Linux\_64bit/Drivers/PCIe\_Driver.rar

/home/sf2

# unzip PCIe\_Driver.rar

/home/sf2 directory must contain the PCIe\_Driver/ inc/ folders.

- 4. Execute 1s command to display the contents of /home/sf2 directory.
  - # ls
- 5. Change to *inc*/ directory by using the following command:

#cd /home/sf2/inc



6. Edit the board.h file for SmartFusion2 Advanced Development Kit board as shown in Figure 26. #vi board.h

```
#define SF2_ADV_KIT
#undef IGL2
#undef SF2_DEV_KIT
#undef SF2_EVAL_KIT
```

- 7. Enter [:wq] command to save the selected file.
- 8. Enter the following command to change the directory:

#cd /home/sf2/PCIe\_Driver

9. Enter the make command on Linux Command Prompt to compile the Linux PCIe device driver code.

```
#make clean [To clean any *.o, *.ko files]
#make
```

The kernel module, pci\_chr\_drv\_ctrlpln.ko, is created in the same directory.

10. Enter insmod command to insert the Linux PCIe device driver as a module.

```
#insmod pci_chr_drv_ctrlpln.ko
```

Note: Root privileges are required to execute this command.

1	root@rhel-odigas:/home/prasad/pcie/LinuxPCie_IGL2_Code/inc	_ •
<u>File E</u> dit <u>V</u> iew <u>T</u> erminal Ta <u>b</u> s <u>H</u> elp		
** SF2 : SmartFusion2 Board, IGL2: IGL002 #define SF2, if the hardware board is #define IGL2, if the hardware board is	Board SmartFusion2 IGL002	
/ undef SF2_ADV_KIT undef IGL2 undef SF2_DEV_KTT		
undef SF2_EVAL_KIT		
board b" 101 - 7310		
Screenshet 1 ppg	TractOrbal adjace, theme (macad locial inux)Cla. ICLD. Code (inc.	
s Screenshot-1.prig	Tool@mei-odigas:/home/prasad/pcie/LinuxPCie_IGL2_Code/inc	





#### Figure 27 • PCIe Device Driver Installation

11. After successful Linux PCIe device driver installation, check /dev/MS\_PCI\_DEV got created by using the following Linux command:

#ls /dev/MS PCI DEV

Note: /dev/MS\_PCI\_DEV interface is used to access the SmartFusion2 PCIe end point from Linux user space.

#### Linux PCIe Application Compilation and PCIe Control Plane Utility Creation

1. Change to the */home/sf2/* directory using the following command:

#cd /home/sf2

 Copy the Linux PCIe application utility file (PCIe\_App.zip) from M2S150\_Control\_Plane\_DF/ design files folder.

# cp -rf /home/sf2/M2S150\_PCIe\_Control\_Plane\_DF/Linux\_64bit/Util/PCIe\_App.rar
/home/sf2

# unzip PCIe\_App.rar

# 1s

- /home/sf2 directory must contain PC/e\_App/ folder along with led\_blink.sh and pcie\_config.sh Scripts.
- 3. Execute 1s command to display the contents of /home/sf2 directory.
- Compile the Linux user space application pcie\_appln\_ctrlpln.c in /home/sf2/PCIe\_App folder by using gcc command.
  - # cd /home/sf2/PCIe App
  - # gcc -o pcie\_ctrlplane pcie\_appln\_ctrlpln.c

After successful compilation, Linux PCIe application utility  ${\tt pcie\_ctrlplane}$  creates in the same directory.

- 5. On Linux Command Prompt, run the pcie\_ctrlplane utility as:
  - #./pcie\_ctrlplane
- 6. Help menu is displayed as shown in Figure 28 on page 32.



<b>•</b>	r <u>oot@localhos</u>	t:/home/iql2/PCle App	
File Edit View Terminal Tak	s Help		
[root@localhost PCIe_App]# /home/igl2/PCIe_App [root@localhost PCIe_App]#	pwd ls		
[root@localhost PCIe_App]#	./pcie_ctrlplane		
Description: LED Control [ Example: ./pcie_ctrlplane	l], Led Data [0x0-0x000000FF]  0x000000FF		
Description: SRAM_WRITE [2 Example: ./pcie_ctrlplane	, Write[1], SRAM Data [0x0-0xFFFFFFFF], SRAM Of 2 1 0x12345678 0x10	fset[0x0-0x1FFF]	
Description: SRAM_READ [3] Example : ./pcie_ctrlplane	Read[0], SRAM Offset[0x0-0x1FFF] 3 0 0x10		
Description: Dip Switch St Example: ./pcie_ctrlplane	utus [4] L		
Description: PCIe Device I Example: ./pcie_ctrlplane	fo [5], Display PCIe Configuration Space/PCIe D 5 1	Nevice Detailed Info[1/2]	
Description: PCIe Interrup Example: ./pcie_ctrlplane	: Control [6], Enable/(Clear/Disable)[1/0] i 1		
)escription: PCIe Interrup Example: ./pcie_ctrlplane	Count [7]		
Description: Read Device S Example: ./pcie_ctrlplane	rial Number [8] 3		
[root@localhost PCIe_App]#		5	
🔗 🔳 root@localhost:/home/	gl2/PCle_App		
Linux PCle Ap			



# Execution of Linux PCIe Control Plane Features LED Control

LED1 to LED8 is controlled by writing data to SmartFusion2 LED Control Registers.

```
#./pcie_ctrlplane 1 0x00000FF [LED OFF]
```

#./pcie\_ctrlplane 1 0x00000000 [LED ON]

<u> </u>	root@localhost:/home/sf2/PCIe_App	_ • ×
jile <u>E</u> dit <u>V</u> iew <u>T</u> erminal Ta <u>b</u> s <u>H</u> elp		
root@localhost PCIe_App]# ./pcie_ctrlplane		
escription: LED Control [1], Led Data [0x0-0x000000FF] xample: ./pcie_ctrlplane 1 0x000000FF	1	
escription: SRAM_WRITE [2], Write[1], SRAM Data [0x0-0 xample: ./pcie_ctrlplane 2 1 0x12345678 0x10	0xFFFFFFFF], SRAM Offset[0x0-0x3FFF]	
escription: SRAM_READ [3],Read[0], SRAM Offset[0x0-0x: xample: ./pcie_ctrlplane 3 0 0x10	3FFF]	
escription: Dip Switch Status [4] xample: ./pcie_ctrlplane 4		
escription: PCIe Device Info [5], Display PCIe Configu xample: ./pcie_ctrlplane 5 1	uration Space/PCIe Device Detailed Info[1/2]	
escription: PCIe Interrupt Control [6], Enable/(Clear/ xample: ./pcie_ctrlplane 6 1	/Disable)[1/0]	
escription: PCIe Interrupt Count [7] xample: ./pcie_ctrlplane 7		
root@localhost PCIe_App]# ./pcie_ctrlplane 1 0x000000f root@localhost PCIe_App]# _/pcie_ctrlplane 1 0x000000f	JFF	
root@localhost PCIe_App]#		
		=
		7

#### Figure 29 • Linux Command - LED Control

led\_blink.sh contains the shell script code to perform the LED Walk ON, whereas Ctrl C exits the shell script and LED Walk turns OFF.

#sh led\_blink.sh

Run the led blink. sh shell script using the sh command.



#### **DIP Switch Status**

Dip Switch on SmartFusion2 Advanced Development Kit board has four electric switches to hold the device configurations. Linux PCIe utility reads the corresponding switches (ON/OFF) state.

#./pcie	ctrlplane	4	[DIP	Switch	Status]
---------	-----------	---	------	--------	---------





#### PCIe Configuration Space Display

PCIe configuration space contains the PCIe device data such as Vendor ID, Device ID, and Base Address 0.

#### Note: Root Privileges are required to execute this command.

#./pcie\_ctrlplane 5 1 [Read PCIe Configuration Space]

	root@localhost:/home/sf2/PCIe_App >
e <u>E</u> dit <u>V</u> iew <u>T</u> erminal	Tabs Help
ot@localhost PCIe_A	pp]# ./pcie_ctrlplane
cription: LED Contr	ol [], Led Data [0X0-0X000000FF]
mpte: ./pcie_ctripi	
cription: SRAM WRIT	E [2], Write[1], SRAM Data [0x0-0xFFFFFFF], SRAM Offset[0x0-0x3FFF]
mple: ./pcie ctrlpl	ane 2 1 0x12345678 0x10
cription: SRAM_READ	[3],Read[0], SRAM Offset[0x0-0x3FFF]
mple: ./pcie_ctrlpl	ane 3 0 0x10
cription: Dip Swite	h Statue 141
mole: /pcie ctrlpl	ane 4
mpeer i/pere_eerepe	
cription: PCIe Devi	ce Info [5], Display PCIe Configuration Space/PCIe Device Detailed Info[1/2]
mple: ./pcie_ctrlpl	ane 5 1
cription: PCIe Inte	rrupt Control [6], Enable/(Clear/Disable)[1/0]
mple: ./pcie_ctripi	ane 6 I
cription: PCIe Inte	rrupt Count [7]
mple: ./pcie_ctrlpl	ane 7
ot@localhost PCIe_A	pp]# ./pcie_ctrlplane 5 1
lame Data	Description
TD 0x1122	Vondor Id
ID Oxilaa	Vendor Id
MD 0x0406	Command
TS 0x0010	Status
ID_CLCD 0x0000	Revision ID & Class Code
CC 0x00	Sub Class Code
CC 0x00	Base Class Code
ALN 0X10	
HDR 0x00	
BIST 0x00	Built-in Self Test
BADDR0 0xfe500000	Base Adress 0
BADDR1 0xfe4f0000	Base Adress 1
BADDR2 0x00000000	Base Adress 2
BADDR3 0x00000000	Base Adress 3
BADDR5 0x000000000	Base Adress 4
	base Auress 5
SVID 0x11aa	Sub-system Vendor TD
SDID 0x0000	Sub-System Device ID
EROM 0×00000000	Expension ROM Base Address
NEW_CAP 0x50	New Capabilities Pointer
INTLN 0x0b	Interrupt Line
INTPIN 0×01	Interrupt Pin
MINGNT 0x00	Minimum Required Burst Period
naklal 0x00	Praximum careency
Lecocacitosc i cie_A	

Figure 31 • Linux Command - PCle Configuration Space Display



#### PCIe Link Speed and Width

Note: Root Privileges are required to execute this command.

#./pcie\_ctrlplane 5 2 [Read PCIe Link Speed and Link Width]



Figure 32 • Linux Command - PCIe Link Speed and Width

C Microsemi

SmartFusion2 SoC FPGA PCIe Control Plane Demo For Advanced Development Kit - Libero SoC v11.6 - DG0566 Demo Guide



Figure 33 • Linux Command - PCIe Link Speed and Width



#### PCIe Interrupt Control (Enable/Disable) and Interrupt Counter

SmartFusion2 Advanced Development Kit board enables or disables the MSI interrupts by writing data to its PCIe configuration space. Interrupt Counter holds the number of MSI interrupts got triggered by pressing the **SW1** push button.

- #. /pcie\_ctrlplane 6 0 [Disable Interrupts]
- #. /pcie\_ctrlplane 6 1 [Enable Interrupts]
- #. /pcie ctrlplane 7 [Interrupt Counter Value]

	root@localhost:/home/sf2/PCle_App	
e Edit View Terminal Tabs Help	rootgrocumost, nome, sizh ere_app	
pot@localbost PCTe Appl# /pcie ctrlplane		
segreedinese rece_npp1# "rpece_ecceptane		
scription: LED Control [1], Led Data [0x0-0x000000FF]		
ample: ./pcie_ctriplane i 0x000000FF		
scription: SRAM_WRITE [2], Write[1], SRAM Data [0x0-0xFF	FFFFFF], SRAM Offset[0x0-0x3FFF]	
ample: ./pcie_ctrlplane 2 1 0x12345678 0x10		
scription: SRAM READ [3].Read[0]. SRAM Offset[0x0-0x3FFF	-1	
ample: ./pcie_ctrlplane 3 0 0x10		
scription: Din Switch Status [4]		
ample: ./pcie ctrlplane 4		
scription: PCIe Device Info [5], Display PCIe Configurat. ample: /pcie ctrlplane 5 1	tion Space/PCIe Device Detailed Info[1/2]	
scription: PCIe Interrupt Control [6], Enable/(Clear/Dis	sable)[1/0]	
ample: ./pcie_ctriplane 6 1		
scription: PCIe Interrupt Count [7]		
ample: ./pcie_ctrlplane 7		
oot@localhost PCIe Appl# ./pcie ctrlplane 6 1		
pot@localhost PCIe_App]# ./pcie_ctrlplane 7		
2 PCIe Interrupt Counter Value : 0		
2 PCIe Interrupt Counter Value : 4		
pot@localhost PCIe_App]# ./pcie_ctrlplane 6 0		
<pre>&gt;ot@localhost PCIe_App]# ./pcie_ctrlplane 7 2 PCIe_Interrupt Counter Value : 0</pre>		
pot@localhost PCIe_App]# ./pcie_ctrlplane 7		
2 PCIe Interrupt Counter Value : 0		
oot@localhost PCIe_App]#		
		_
		=
		~

Figure 34 • Linux Command - PCle Interrupt Control

# Conclusion

This demo describes how to access the PCIe EP and displays the device serial number feature of SmartFusion2 by implementing a low bandwidth control plane design with BFM simulation. It provides a GUI for easy control of PCIe EP device through Jungo drivers for windows platform. It also provides a Linux PCIe application for easy control of PCIe EP device through Linux PCIe Device Driver.



# Appendix: SmartFusion2 Advanced Development Kit Board

Figure 35 shows the SmartFusion2 Advanced Development Kit board.



Figure 35 • SmartFusion2 Advanced Development Kit Board





# A – List of Changes

The following table shows important changes made in this document for each revision.

Date	Changes	Page
Revision 3 (September 2015)	Updated the document for Libero v11.6 software release (SAR 71267)	NA
Revision 2 (January 2015)	Updated the document for Libero v11.5 software release (SAR 63979).	NA
Revision 1 (August 2014)	Initial release	NA
C		



# **B** – **Product Support**

Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services.

### **Customer Service**

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From North America, call 800.262.1060 From the rest of the world, call 650.318.4460 Fax, from anywhere in the world, 408.643.6913

## **Customer Technical Support Center**

Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

## **Technical Support**

For Microsemi SoC Products Support, visit http://www.microsemi.com/products/fpga-soc/designsupport/fpga-soc-support

### Website

You can browse a variety of technical and non-technical information on the SoC home page, at www.microsemi.com/soc.

# **Contacting the Customer Technical Support Center**

Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by email or through the Microsemi SoC Products Group website.

### Email

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is soc\_tech@microsemi.com.



### **My Cases**

Microsemi SoC Products Group customers may submit and track technical cases online by going to My Cases.

### Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support via email (soc\_tech@microsemi.com) or contact a local sales office. Visit About Us for sales office listings and corporate contacts.

## **ITAR Technical Support**

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc\_tech\_itar@microsemi.com. Alternatively, within My Cases, select **Yes** in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the ITAR web page.



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Ethernet Solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,600 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.