Implementing a SmartFusion2/IGLOO2 SERDES EPCS Protocol Design - Libero SoC v11.6

TU0570 Tutorial







Table of Contents

Pre	eface	4
	About this document	4
	Intended Audience	4
	References	4
	Microsemi Publications	4
lmp	olementing a SmartFusion2/IGLOO2 SERDES EPCS Protocol Design	5
	Introduction	
	Design Requirements	6
	Demo Design	
	Introduction	
	Demo Design Description	
	Setting Up the Demo Design	
	Programming the Device	12
	Using SmartDebug with SERDES Design	15
	Installing the GUI	
	Running the Demo Design	
	Libero Design Flow	
	Step 1: Creating a Libero SoC Project	18
	Step 3: Instantiating Libero SoC Catalog Components in SmartDesign	
	Step 4: Creating SmartDesign Hierarchy and Adding a SERDESIF Component	31
	Step 5: Finalizing SmartDesign	
	Step 6: Generate Program Data	
Ap	pendix 1: Using IGLOO2/SmartFusion2 for Customer Design	. 58
	pendix 2: Simulating the D <mark>es</mark> ign <mark></mark>	
	Acceleration of SERDES EPCS Designs	61
	pendix 3: Verifying Timing using SmartTime	
	Verify Timing	62
۸ ۵	pendix 4: Status Signals	63
Aþ	Deficit 4. Status Signals	. 03
Δn	pendix 5: Jumper Locations	64
πþ	peridix 3. dumper Educations	. 07
Α	List of Changes	65
•	<u> </u>	
В	Product Support	66
	Customer Service	
	Customer Technical Support Center	
	Technical Support	
	Website	
	Contacting the Customer Technical Support Center	
	Email	66



Implementing a SmartFusion2/IGLOO2 SERDES EPCS Protocol Design - Libero SoC v11.6 Tutorial

Λ	Лу Cases	6
C	Dutside the U.S	6
ΙΤΔΕ	2 Technical Support	6.





Preface

About this document

This tutorial is for the SmartFusion[®]2 system-on-chip (SoC) field programmable gate array (FPGA) or IGLOO[®]2 FPGA devices. The tutorial demonstrates the use of SmartFusion2/IGLOO2 serializer/deserializer (SERDES) in the extended physical code sublayer (EPCS) mode. The EPCS mode and serializer/deserializer interface (SERDESIF) in the IGLOO2 device are common to the SmartFusion2 device. Therefore, the principles described in this tutorial can be applied to both the SmartFusion2 and IGLOO2 devices. It provides instructions on how to use the demo design.

Intended Audience

SmartFusion2/IGLOO2 devices are used by:

- · FPGA designers
- · System-level designers

References

Microsemi Publications

- UG0451: SmartFusion2 and IGLQQ2 Programming User Guide
- UG0447: SmartFusion2 and IGLOO2 FPGA High Speed Serial Interfaces User Guide

Refer to the following web page for a complete and up-to-date listing of the SmartFusion2 device documentation: http://www.microsemi.com/products/fpga-soc/soc-fpga/smartfusion2

Refer to the following web page for a complete and up-to-date listing of the IGLOO2 device documentation: http://www.microsemi.com/products/fpga-soc/fpga/igloo2-fpga





Implementing a SmartFusion2/IGLOO2 SERDES EPCS Protocol Design

Introduction

The SmartFusion2 and IGLOO2 families of devices have embedded high-speed SERDES blocks that can handle data rates from 1 Gbps to 5 Gbps. The high-speed serial interface block, also known as SERDESIF, supports many serial communication standards. The SERDESIF module integrates several functional blocks to support multiple high-speed serial protocols within FPGAs.

The EPCS mode exposes the SERDES lanes directly to the fabric and configures the SERDES block in physical media attachment (PMA) only mode. In the EPCS mode, the peripheral component interconnect express (PCIe) and the ten Gigabit attachment unit interface (XAUI) PCS logic in the SERDES block are bypassed. However, PCS logic can be implemented in the FPGA fabric and the EPCS interface signals of the SERDES block can be connected. This allows any user-defined high-speed serial protocol to be implemented in the IGLOO2/SmartFusion2 device.

The CorePCS IP module supports programmable 8b/10b encoding and decoding. 8b/10b is commonly used in some protocols that are not included in the SERDESIF block by the Microsemi[®] SoC high-speed SERDES interface. Therefore, CorePCS is ideal to use with these protocols. It can be configured as a transmitter only, receiver only, or both transmitter and receiver. Word alignment support is included in the receiver. It can also be configured to support 10-bit or 20-bit EPCS data. Refer to the *CorePCS Handbook*.

This tutorial provides comprehensive step-by-step instruction of building an EPCS application design using the Libero[®] System-on-Chip (SoC) System Builder flow. It demonstrates the EPCS interface of IGLOO2/SmartFusion2 FPGA devices and how this can be used for customized applications. It also provides a complete design flow starting from a new project to a working design on the IGLOO2 Evaluation Kit board.

After completing this tutorial, you will be able to perform the following tasks:

- Create a Libero SoC software project with a purposed EPCS interface
- Develop the Simulation Stimulus
- Simulate the design
- Generate the programming file
- · Run the EPCS demo





Design Requirements

Table 1 shows the design requirements.

Table 1 • Design Requirements

Design Requirements	Description	
Hardware Requirements		
SmartFusion2/IGLOO2 FPGA Evaluation Kit	Rev C or later	
FlashPro4 JTAG Programmer	1	
SMA Male to SMA Male Loopback Cables	2	
USB 2.0 A-male to mini-B for UART	1	
12 V 2A wall-mounted power supply	1	
STAPL/PDB file	Generated after running through the Libero SoC design flow	
GUI Software	Provided in the design files archive file	
Host PC or Laptop	Windows 7 64-bit Operating System	
Software Requirements		
Libero SoC	v11.6	
FlashPro Programming Software	v11.6	
Host PC Drivers	USB to UART drivers	
Framework	Microsoft .NET Framework 4 client for launching demo GUI	

Demo Design

Introduction

The demo design files are available for download from the following path in the Microsemi website:

- SmartFusion2: http://soc.microsemi.com/download/rsc/?f=m2s_tu0570_implementing_serdes_epcs_protocol_d esign_liberov11p6_df
- IGLOO2: http://soc.microsemi.com/download/rsc/?f=m2gl_tu0570_implementing_serdes_epcs_protocol_design_liberov11p6_df

The demo design files include:

- GUI installer
- Libero project
- Programming file
- SourceFiles
- · Test benches
- · TCL script



Figure 1 shows the top-level structure of the IGLOO2 design files.



Figure 1 • IGLOO2 Demo Design Files - Top-Level Structure

Figure 2 shows the top-level structure of the SmartFusion2 design files.




Figure 2 • SmartFusion2 Demo Design Files - Top-Level Structure

This example design demonstrates transmitting a pseudorandom binary sequence (PRBS) or counting pattern from the FPGA fabric to the IGLOO2 or SmartFusion2 high-speed SERDES interface. The SERDES block is configured for 2.5 Gbps operational speed. The PRBS pattern is sent over Lane 2 and a counting 8b/10b encoded pattern is used with Lane 1 of the SERDES block.


- Demo 1: Lane 2 traffic is sent directly from the fabric-based PRBS generator to the SERDES block and off-chip to test SMA connections. Input SMA connectors are routed to the SERDES receiver pins to bring the data back into the device to the fabric-based pattern checker.
- Demo 2: Lane 1 includes a pattern generator and checker that utilize the CorePCS IP module in the data path. The CorePCS module provides simple 8b/10b encoding and decoding functionality. This lane is routed off and on chip by looping the data on PCB trace connections.

Note: Lane 0 and Lane 3 are not used.

In both lane examples, the EPCS designing requires an understanding to meet the performance of the EPCS interface and FPGA fabric.



The system block diagram for the design implemented in an IGLOO2 or SmartFusion2 device is shown in Figure 3.



For loop back

- Lane1 datapath is done on PCB with on-board traces.
- Lane2 datapath has SMA connectors and requires a cable to be connected to on-board SMA connectors.

Figure 3 • Demo Design Block Diagram



Demo Design Description

The hardware design for the implementation includes a PRBS, a count pattern generator, a PRBS sequence, a count pattern checker, an error counter, RX and TX fabric interface blocks, a delay line, a UART, an output select control, and a high-speed serial interface block connected to the IGLOO2 or SmartFusion2 SERDES block. Each block is explained in the following sections:

- PRBS7 Generator
- Count Generator
- PRBS7 Checker
- Count Checker
- · Delay Line
- · RX and TX Interface

PRBS7 Generator

The generator implements the PRBS7 polynomial (x^7+x^6+1) and generates a continuous sequence of PRBS7 patterns of 10 bits each. Each 10-bit transmission from the generator occurs at a frequency of 39.3 MHz. The PRBS generator module runs at 125 MHz.

Count Generator

The count generator module implements a count pattern used to drive the CorePCS 8b/10b encoder. Packets created in the count generator are separated by a K28.5 character. The payload of the packet is a simple counting pattern.

PRBS7 Checker

The PRBS7 checker checks for valid PRBS sequences. If the received sequence does not match the one transmitted by the generator, the checker indicates an error. The checker also implements an error counter, which is incremented for each error in the received PRBS sequence.

Count Checker

The count checker module checks for a valid count pattern received from the CorePCS 8b/10b decoder. The count checker checks each packet for the embedded count pattern used as the payload of the packet.

Delay Line

The delay line is used to balance the data delay to the first fabric register with the clock injection time of EPCS_RX_CLK to the fabric. This delay line uses a static delay value that can be used for any SERDES lane in IGLOO2 or SmartFusion2 family devices.





RX and TX Interface

RX and TX interface modules manage the timing relationships of the clock and data from the EPCS interface to the FPGA fabric.




Figure 4 • TX and RX Interface RTL Blocks

CoreUART, FabUART, and Output Select Modules

The COREUART module communicates with UART interface on the IGLOO2 Evaluation Kit. FabUART and Output select modules are glue logic modules to connect the PRBS generator, checker control, and error reporting signals to the GUI that communicates to the device over UART. The Output Select block multiplexes status signals like Error, Error count, and Lock signals from both Lane 1 and Lane 2. Depending on the lane selection, it feeds the corresponding status signals onto the UART.



SERDES

The IGLOO2/SmartFusion2 high-speed SERDES is a hard IP block on chip that supports rates up to 5 Gbps. The SERDES block offers embedded protocol support for PCle and XAUI. The SERDES block also supports EPCS interface, which can be used for custom protocols. This tutorial describes how to configure the SERDES block in the EPCS protocol. Refer to the *UG0447: SmartFusion2 and IGLOO2 High Speed Serial Interfaces User Guide* for more information on SERDES block. In this design, the SERDESIF block is configured to be 20-bit wide, 125 MHz REFCLK, and 2.5 Gbps.

Clocking

The two different types of clock domains in the EPCS demo design are:

- Control Plane Clock: Used for HPMS or MSS, UART, and Output Select. The control plane clock
 is sourced by the SERDES REFCLK (using the REFCLK_OUT port of the SERDESIF) and
 passes through HPMS, which contains an embedded CCC (PLL) and divides the clock down to a
 50 MHz rate.
- EPCS Interface Output Clock: Each SERDES lane provides an output clock for the transmitter and the receiver. The transmit clock is used to clock epcs_tx_intf and reminder of the transmit data path. The receive clock is used to clock epcs_rx_intf and remainder of the receive path.

Setting Up the Demo Design

Setting Up the Board

Use the following steps to set up the board:

- 1. Connect the FlashPro4 programmer to the programming header J5.
- 2. Connect the host PC or laptop to the J18 connector using the USB min-B cable.
- 3. Connect the 12 V 2 A-power jack to the board J6 power connector.
- 4. Install USB to UART drivers on the host PC. Ensure that the USB to UART bridge drivers are automatically detected.

Note: Download and install the drivers from: www.microsemi.com/soc/documents/CDM 2.08.24 WHQL Certified.zip.

5. Connect the jumpers on the board, as listed in Table 2. For more information on jumper locations, refer to "Appendix 5: Jumper Locations" on page 64.

Caution: Before making the jumper connections, switch OFF the power supply.

Table 2 • Jumper Settings

Jumper Number	Settings	Notes
J22	1-2 closed	Lineside output is enabled.
J23	2-3 closed	External clock is required to source SMA connectors to the lineside.
J3	1-2 closed	Manual power switching using the SW7 switch.
J8	1-2 closed	FlashPro4 for SoftConsole/FlashPro.

Connect the power supply to the J18 DC jack.

The design uses SERDES Lane 1 and Lane 2. Lane 2 must be looped back with SMA cables.



Figure 5 shows the IGLOO2 Evaluation Kit board with cable connections.




Figure 5 • IGLOO2 Evaluation Kit Board

Notes:

- 1. SmartFusion2 and IGLOO2 Evaluation Kit boards use common PCB design. Figure 5 shows IGLOO2 Evaluation Kit board.
- SERDES Lane 1 is looped back from transmit to receive data on the board. Therefore, it is not required to connect external SMA Loopback cables on Lane 1.

Programming the Device

- 1. Download the design files from:
 - IGLOO2: http://soc.microsemi.com/download/rsc/?f=m2gl_tu0570_implementing_serdes_epcs_protoc ol_design_liberov11p6_df
 - SmartFusion2:
 - http://soc.microsemi.com/download/rsc/?f=m2s_tu0570_implementing_serdes_epcs_protocol_design_liberov11p6_df

The programming file (STAPL/PDB) is located in the Programming_File folder.

- 2. Connect the FlashPro4 programmer to the IGLOO2 or SmartFusion2 Evaluation Kit.
- 3. Open FlashPro v11.6, which is installed as part of the Libero SoC software.
- 4. Click New Project in FlashPro.



5. In the **New Project** dialog box, type **EPCS_Demo** in the **Project Name** field, as shown in Figure 6.




Figure 6 • New Project Window

- 6. If required, change the default location of the project in the Project Location field.
- 7. Select Single device as Programming mode.
- 8. Click **OK**. The FlashPro GUI is displayed. The Programmer List window is updated with the programmer information.




Figure 7 • FlashPro GUI Window

After the project is created and the programmer is connected, the STAPL/PDB file downloaded in Step 1 is ready to be loaded.



9. Click **Configure Device** (highlighted in red in Figure 7 on page 13). The **Single Device Configuration** window is displayed in FlashPro, as shown in Figure 8.




Figure 8 • Single Device Configuration Window

- Click Browse to find the programming file. The Load Existing Programming File dialog box is displayed.
- 11. Select the programming file and click Open.

The Single Device Configuration Window is updated to list the Programming file information and the actions available in the Programming file in the Action menu, as shown in Figure 8.

PROGRAM is the default action selected.

Note: Use the default settings.

12. In FlashPro, click PROGRAM to program the device, as shown in Figure 9 on page 15.



The Programmer List window is displayed with **Run Passed** in the **Programmer Status** column, indicating that the device is programmed successfully.




Figure 9 • Successful Programming Session

Note: The status indicator updates during programming to show the programming progress and changes to a pass or fail result when the operation is complete.

- 13. View the **Log** window and note the details about the programmed device.
- 14. Power cycle the board.

Using SmartDebug with SERDES Design

 Open Libero Project, go to Design Flow > Debug Design and double-click SmartDebug Design. The SmartDebug window is displayed, as shown in Figure 10.




Figure 10 • SmartDebug Window

2. Click Debug SERDES.



The **Debug SERDES** window is displayed, as shown in Figure 11.




Figure 11 • SmartDebug Window - Debug SERDES

- 3. Select Configuration under Debug SERDES.
- 4. Click **Browse** (highlighted in Figure 11) and load the TCL script provided along with the project under *TCLScript* folder.
- 5. After loading the script, click **Execute**.

Note: The TCL scripts write to and read from the control and status registers of the SERDES blocks. More details on the SmartDebug SERDES Debugger can be found in the *TU0530: SmartFusion2 and IGLOO2 SmartDebug – Hardware Design Debug Tools Tutorial.*

Installing the GUI

- 1. Run the installer, if the GUI is used for the first time.
- 2. Download the design files from:
 - IGLOO2: http://soc.microsemi.com/download/rsc/?f=m2gl_tu0570_implementing_serdes_epcs_protoc ol_design_liberov11p6_df
 - SmartFusion2: http://soc.microsemi.com/download/rsc/?f=m2s_tu0570_implementing_serdes_epcs_protoco l_design_liberov11p6_df
- 3. Open GUI_Installer > Volume > setup.exe.
- Click Yes for any message from User Account Control.
 The Setup window appears and default locations are displayed, as shown in Figure 12.



5. Click Next.




Figure 12 • GUI Setup Window

Follow the steps to begin the installation.
 A progress bar appears, which shows the progress of installation, as shown in Figure 13.




Figure 13 • GUI Setup Progress Bar

- 7. Wait for the installation to complete. It may take a few minutes.
- 8. After successful installation, Installation Complete message is displayed.
- 9. Restart the computer before using the installed GUI.



Running the Demo Design

1. Open Programs > SERDES EPCS Demo.

The SERDES EPCS Demo window is displayed, as shown in Figure 14.



Figure 14 • EPCS Demo GUI Window

The drop-down list for the ports gives the list of serial ports available on the host PC. Only the working ports are enabled. The ports that are unavailable are grayed out.

Note: Default settings for the design are 9600 Baud, no flow control, one stop, and no parity.

- 2. Click Connect to connect the host PC to the hardware through the selected port.
- 3. Click **Start** to start the EPCS demo. The PRBS7 data starts getting generated and sent over the serial transmit link. It is then received by the receiver and checked for any errors. The status can be monitored using the status signals. For more information on the status signals, refer to "Appendix 4: Status Signals" on page 63.
- 4. Click **Stop** to stop the **EPCS** demo.
- Click Exit to exit.





Figure 15 shows a sample SERDES EPCS Demo window during an error free operation.




Figure 15 • Sample SERDES EPCS Demo Window

Libero Design Flow

This tutorial is described using the IGLOO2 device on the IGLOO2 Evaluation Kit. Follow the same procedure for the SmartFusion2 device.

Step 1: Creating a Libero SoC Project

This section describes how to create an IGLOO2 EPCS demo design using the Libero software. It also highlights differences in the design flow when using the SmartFusion2 device.

Launching Libero SoC

- 1. Click Start > Programs > Microsemi Libero SoC v11.6 > Libero SoC v11.6, or double-click the shortcut on the desktop to open the Libero SoC Project Manager.
- 2. Select New on the Start Page tab to create a new project, or select Project > New Project from the Libero SoC menu. Figure 16 on page 20 shows the IGLOO2 New Project window.



Implementing a SmartFusion2/IGLOO2 SERDES EPCS Protocol Design

- 3. Enter the following details:
 - Project name: EPCS Demo
 - Project location: Select an appropriate location (for example, D:/microsemi_prj)
 - Preferred HDL type: Verilog




Figure 16 • New Project Window - Project Details

- 4. In the **Device Selection** window, enter the following details, as shown in Figure 17 on page 21:
 - Family: IGLOO2 or SmartFusion2
 - Die: M2GL010T or M2S090T
 - Package: 484FBGA
 - Speed: -1
 - Core Voltage (V): 1,2
 - Range: COM






Figure 17 • New Project Window - Device Selection

- 5. In the **Device Settings** window, enter the following details, as shown in Figure 18:
 - Default I/O technology: LVCMOS 2.5V
 - PLL supply voltage (V): 3.3 V
 - Power on Reset delay: 100 ms




Figure 18 • New Project Window - Device Settings



- 6. Click Edit Tool Profiles to confirm the tool settings. Figure 19 shows the Tool Profiles window.
- 7. Ensure that the following tool settings are selected:
 - Synthesis: Synplify Pro FPGA J-2015.03M-3
 - Simulation: ModelSim 10.3aProgramming: FlashPro 11.6




Figure 19 • Tool Profiles

- 8. On the **Tool Profiles** window, click **OK**.
- 9. On the **New Project** window, click **OK**. The **System Builder** dialog box is displayed, as shown in Figure 20.




Figure 20 • System Builder Name

10. Enter EPCS_Demo as the name of the system and click **OK**. The **System Builder** window is displayed with the **Device Features** page.



11. In the **System Builder - Device Features** page, select the **SERDESIF_0** check box under **High Speed Serial Interfaces**, as shown in Figure 21.




Figure 21 • System Builder - IGLOO2 Device Features

12. Select the MSS On-chip Flash Memory (eNVM) check box.




Figure 22 • System Builder- SmartFusion2 Device Features



13. Click **Next**. The **System Builder - Peripherals** page is displayed. Keep all the default selections for IGLOO2. For SmartFusion2, use the settings shown in Figure 23.




Figure 23 • SmartFusion2 System Builder Peripherals

14. Click Next. The System Builder - Clock page is displayed, as shown in Figure 24.



Figure 24 • System Builder- IGLOO2 Clocks



Figure 25 shows the SmartFusion2 clocks.




Figure 25 • System Builder - SmartFusion2 Clocks

- 15. Enter the following settings for SmartFusion2 and IGLOO2:
 - a. For IGLOO2, select **System Clock** source as **125.00** MHz, **FPGA Fabric Input** from the drop-down list, and **HPMS_CLK** as **100.00** MHz.



b. For SmartFusion2, select System Clock source as 125.00 MHz, FPGA Fabric Input from the drop-down list, and M3_CLK as 100.00 MHz. Select Fabric CCC tab, select the FAB_CCC_GL1 check box and set to 50.00 MHz, as shown in Figure 26.




Figure 26 • SmartFusion2 - Fabric CCC Tab

- 16. Click **Next**. The **System Builder Microcontroller Options** page is displayed. Keep the default selections. For SmartFusion2, continue with the default settings.
- 17. Click Next. The System Builder SECDED page is displayed. Keep the default selections.
- 18. Click Next. The System Builder Security page is displayed. Keep the default selections.
- 19. Click Next. The System Builder Interrupts page is displayed. Keep the default selections.
- 20. Click Next. The System Builder Memory Map page is displayed. Keep the default selections.
- 21. Click Finish.



The **System Builder** generates the system based on the selected options. The System Builder block is created and added to the Libero SoC project automatically, as shown in Figure 27. Figure 28 shows the SmartFusion2 component.




Figure 27 • System Builder - IGLOO2 Component



Figure 28 • System Builder - SmartFusion2 Component

Note: The symbol might be different when the buses are collapsed, such as the buses labeled SDIF0_PINS, INT_PINS, and FAB_CCC_PINS. Click on the + or - symbol to collapse or expand the buses.



If it is designed for the IGLOO2 family, the two soft cores, CoreResetP and CoreConfigP are automatically instantiated and connected by the System Builder.

Note: CoreResetP and CoreConfigP reset and configure the peripherals. In this case, they are used to reset and configure the SERDESIF module. These modules are included in the System Builder generated component.

Step 2: Importing User Logic into the Project

The tutorial provides the user logic that needs to be included in the design.

- 1. To add the user logic to the EPCS demo design, go to File > Import > HDL Source files.
- 2. Browse to the xxxx.v file location in the design files folder: <download_folder>/IGLOO2_EPCS_Demo/Source Files
 Figure 29 shows the component in the Design Hierarchy window.
- 3. Select the following HDL source files:
 - count_check.vcount gen.v
 - delay line.v
 - epcs_rx_intf.v
 - epcs tx intf.v
 - FabUART.v
 - prbs asic.chk.v
 - prbs_asic_gen.v
 - PRBS Check.v
 - PRBS Gen.v
 - Output Select.v

The selected HDL modules are used throughout the design.




Figure 29 • Imported User HDL Source Files



Step 3: Instantiating Libero SoC Catalog Components in SmartDesign

The Libero SoC catalog provides IP cores that can be dragged onto the SmartDesign canvas.

1. In the current EPCS_Demo_top canvas, go to the Catalog tab. Expand the Peripherals category, select COREUART, and drag it onto the ECPS Demo top canvas.




Figure 30 • Catalog View

2. After dragging the **COREUART** onto the canvas, double-click the **COREUART_0** module and set the parameters, as shown in Figure 31.




Figure 31 • COREUART Settings



- 3. Click OK.
- 4. In the **Peripherals** tab, select the **CorePCS** module and drag it onto the <code>EPCS_Demo_top</code> SmartDesign canvas. Double-click the **CorePCS_0** module and set the parameters, as shown in Figure 32.




Figure 32 · CorePCS Configurator Settings

- 5. Click OK.
- 6. In the **Macro Library** tab, select the **AND2** module, as shown in Figure 33. Drag two instances of the component onto the EPCS Demo top canvas.




Figure 33 • Macro Library Component



Step 4: Creating SmartDesign Hierarchy and Adding a SERDESIF Component

1. On the **Design Flow** tab, click **Create SmartDesign**.




Figure 34 • Creating SmartDesign

2. In the Create New SmartDesign dialog box, enter the Name as EPCS_SERDES.



Figure 35 • New SmartDesign Setup

3. Go to the **Catalog** tab, **select the Peripherals** category, and drag the **High Speed Serial Interface** onto the **EPCS_SERDES** SmartDesign canvas. If the component appears shadowed in the Vault, **right**-click the name and select **Download**.



4. Double-click the SERDES_IF_0 component in the SmartDesign canvas and open the SERDES Configurator. Configure the SERDES, as shown in Figure 36.




Figure 36 • SERDESIF Configurator Settings

- 5. Enter the following information:
 - Identification
 - SerDesIF 0
 - Simulation Level: RTL
 - Protocol Configuration
 - Protocol1: Type: EPCS
 - Number of Lanes: x1, Lane 1
 - Protocol2: EPCS
 - Number of Lanes: x1, Lane 2
 - Lane Configuration
 - Speed: Lane[1:2] CUSTOM SPEED
 - Reference Clock Source: REFCLK1 (Differential)
 - PHY RefClk Frequency: 125 MHz
 - Data Rate: 2500 Mbps (20 bit) for all lanes



6. Click OK. Figure 37 shows the SERDESIF component



Figure 37 • SERDESIF Component

- 7. From the **Design Hierarchy** tab, drag the appropriate imported HDL modules listed under the **work** subdirectory to the EPCS_SERDES canvas.
 - Add two epcs tx intf modules
 - Add two epcs rx intf modules
 - Add two delay line modules

You can modify the module names by selecting the module name. The module name appears in bold on top of the module.

Connecting Components in the EPCS SERDES SmartDesign

Connect the EPCS SERDES SmartDesign modules by using one of the following three methods:

- In the first method, click Connection Mode on the SmartDesign window. The cursor changes from the normal arrow icon to the connection mode icon. Select a pin that you want to connect and drag it onto the pin that you want to connect.
- 2. In the second method, hold Ctrl key and select the pins that you want to connect, right-click and select Connect.
 - Right-click the input source signal and select **Connect** to connect all the signals together. Similarly, select the input source signal, right-click, and select **Disconnect** to disconnect the signals that are already connected.
- 3. In the third method, click **Quick Connect** mode on the **SmartDesign** window. The Quick connect window is displayed. Select the pin in **Instance Pin** that you want to connect, select the pin in **Pins to Connect**, right-click and select **Connect**.



Using any of the methods, connect the pins mentioned in Table 3.

Syntax: ModuleName:PortName

Table 3 • EPCS_SERDES Interconnections

From	То
SERDES_IF_0:EPCS_1_TX_DATA[19:0]	epcs_tx_intf_1:txdout[19:0]
SERDES_IF_0:EPCS_1_RX_VAL	epcs_rx_intf_1:rxvali
SERDES_IF_0:EPCS_1_RX_DATA[19:0]	delay_line1:in_data[19:0]
SERDES_IF_0:EPCS_1_RX_RESET_N	epcs_rx_intf_1:rstn
SERDES_IF_0:EPCS_1_TX_RESET_N	epcs_tx_intf_1:rstn
SERDES_IF_0:EPCS_1_RX_CLK	epcs_rx_intf_1:clk
SERDES_IF_0:EPCS_1_TX_CLK	epcs_tx_intf_1:clk
SERDES_IF_0:EPCS_2_TX_DATA[19:0]	epcs_tx_intf_2:txdout[19:0]
SERDES_IF_0:EPCS_2_RX_VAL	epcs_rx_intf_2:rxvali
SERDES_IF_0:EPCS_2_RX_DATA[19:0]	delay_line2:in_data[19:0]
SERDES_IF_0:EPCS_2_RX_RESET_N	epcs_rx_intf_2:rstn
SERDES_IF_0:EPCS_2_TX_RESET_N	epcs_tx_intf_2:rstn
SERDES_IF_0:EPCS_2_RX_CLK	epcs_rx_intf_2:1_clk
SERDES_IF_0:EPCS_2_TX_CLK	epcs_tx_intf_2:clk
epcs_rx_intf_1:rxdin[19:0]	delay1:out_data[19:0]
epcs_rx_intf_2:rxdin[19:0]	delay2:out_data[19:0]

4. Module pins can be promoted to the top-level. Right-click the [PIN] and select promote to top level. To rename the promoted pins, right-click the pin and select Rename Top Level Pin. Table 4 lists the pins that must be promoted to top-level (as instructed above) and can be optionally renamed.

Table 4 • EPCS_SERDES Connection Renames

Module	Pin Name	Renamed
SERDES_IF_0	APB_S_PRESET_N	_
SERDES_IF_0	APB_S_PCLK	_
SERDES_IF_0	APB_SLAVE	_
SERDES_IF_0	REFCLK1_OUT	_
SERDES_IF_0	EPCS_1_READY	Lane1_READY
SERDES_IF_0	EPCS_1_RX_IDLE	Lane1_RX_IDLE
SERDES_IF_0	EPCS_1_RX_RESET_N	Lane1_RX_RESET_N
SERDES_IF_0	EPCS_1_TX_RESET_N	Lane1_TX_RESET_N
SERDES_IF_0	EPCS_1_RX_CLK	Lane1_RX_CLK
SERDES_IF_0	EPCS_1_TX_CLK	Lane1_TX_CLK
SERDES_IF_0	EPCS_2_RX_RESET_N	Lane2_RX_RESET_N
SERDES_IF_0	EPCS_2_TX_RESET_N	Lane2_TX_RESET_N
SERDES_IF_0	EPCS_2_RX_CLK	Lane2_RX_CLK



Table 4 • EPCS_SERDES Connection Renames (continue	Table 4 •	EPCS SERDES	Connection Renames	(continued
--	-----------	--------------------	---------------------------	------------

Module	Pin Name	Renamed
SERDES_IF_0	EPCS_2_TX_CLK	Lane2_TX_CLK
epcs_tx_intf_1	txdin[19:0]	Lane1_TX_data[19:0]
epcs_tx_intf_2	txdin[19:0]	Lane2_TX_data[19:0]
epcs_rx_intf_1	rxdout[19:0]	Lane1_RX_data[19:0]
epcs_rx_intf_2	rxdout[19:0]	Lane2_RX_data[19:0]
epcs_rx_intf_1	rxvalo	Lane1_RX_VAL
epcs_rx_intf_2	rxvalo	Lane2_RX_VAL
SERDES_IF_0	REFCLK1_OUT	REFCLK_OUT

- 5. Connect the following pins to the top-level EPCS_RESET_N pin:
 - EPCS_1_RESET_N
 - EPCS_2_RESET_N
- Hold the Ctrl key, select the following SERDES_IF_0 ports, right-click the ports, and select Mark Unused:
 - EPCS_1_TX_CLK_STABLE
 - EPCS_2_READY
 - EPCS_2_RX_IDLE
 - EPCS_2_TX_CLK_STABLE
- Hold the Ctrl key, select the following ports of SERDES_IF_0, right-click the ports, and select Tie Low:
 - EPCS_1_PWRDN
 - EPCS 1 TX OOB
 - EPCS_1_RX_ERR
 - EPCS_2_PWRDN
 - EPCS 2 TX OOB
 - EPCS_2_RX_ERR
- 8. Hold the Ctrl key, select the following SERDES_IF_0 ports, right-click, and select Tie High.
 - EPCS 1 TX VAL
 - EPCS_2_TX_VAL
- 9. Click Generate Component to generate the EPCS_SERDES component.




Figure 38 • EPCS_SERDES Component Generation



The **EPCS_SERDES'** was generated message is displayed on the **Libero SoC Log** window, if the design is generated without any errors. The Log window is displayed after generating the component successfully.




Figure 39 · Complete EPCS_SERDES SmartDesign Canvas

Figure 39 shows the EPCS_SERDES canvas in SmartDesign after configuring all the components.



Step 5: Finalizing SmartDesign

1. Open the EPCS_Demo_top SmartDesign canvas and drag the EPCS_SERDES component from the **Design Hierarchy** onto the **EPCS_Demo_top** SmartDesign canvas. It is displayed with the top-level port names on the instance, as shown in Figure 40.




Figure 40 • EPCS_SERDES Component

- To add the user HDL modules to the EPCS_Demo_top SmartDesign canvas, go to the Design
 Hierarchy tab, drag the appropriate imported HDL modules listed under the work subdirectory to
 the EPCS_SERDES canvas.
 - Add count_gen
 - Add count_check
 - Add Output_select
 - Add prbs7_16_check
 - Add prbs7_16_gen
 - Add FabUART

Note: You can modify the module names by selecting the module name.



Table 5 shows the EPCS_Demo_top ports that need to be connected on the SmartDesign canvas.

Syntax: ModuleName:PortName

Table 5 • EPCS_Demo_top Interconnections

From	То
CorePCS_0:RX_DATA[15:0]	count_check_lane1:data_in[15:0]
CorePCS_0:EPCS_TX_DATA[19:0]	EPCS_SERDES_0:Lane1_TX_data[19:0]
CorePCS_0:RX_K_CHAR[1:0]	count_check_lane1:k_in[1:0]
CorePCS_0:ALIGNED	count_check_lane1:rx_val
CorePCS_0:RESET_N:EPCS_TxRSTn	count_gen_lane1:reset_n
	EPCS_SERDES_0:Lane1_TX_RESET_N
CorePCS_0:EPCS_READY	EPCS_SERDES_0:Lane1_READY
CorePCS_0:EPCS_TxCLK	EPCS_SERDES_0:Lane1_TX_CLK
	count_gen_lane1:clk
CorePCS_0:EPCS_RxRSTn	EPCS_SERDES_0:Lane1_RX_RESET_N
	AND2_1:A
CorePCS_0:EPCS_RxCLK	EPCS_SERDES_0:Lane1_RX_CLK
	count_check_lane1:clk
CorePCS_0:EPCS_RxVAL	EPCS_SERDES_0:Lane1_RX_VAL
	Output_select_0:Rx_Val_L1
CorePCS_0:EPCS_RxIDLE	EPCS_SERDES_0:Lane1_RX_IDLE
CorePCS_0:EPCS_RxDATA[19:0]	EPCS_SERDES_0:Lane1_RX_data[19:0]
CorePCS_0:TX_DATA[15:0]	count_gen_lane1:data_out[15:0]
CorePCS_0:TX_K_CHAR[1:0]	count_gen_lane1:k_out[1:0]
EPCS_SERDES_0:Lane2_RX_RESET_N	AND2_0:A
count_gen_lane1:error_inject	prbs7_16_gen_lane2:error_inject
	FabUART_0:generate_error
prbs7_16_gen_lane2:reset_n	EPCS_SERDES_0:Lane2_TX_RESET_N
prbs7_16_gen_lane2:clk	EPCS_SERDES_0:Lane2_TX_CLK
prbs7_16_gen_lane2:Data_out[19:0]	EPCS_SERDES_0:Lane2_TX_data[19:0]
EPCS_Demo_0:INIT_APB_S_PCLK	EPCS_SERDES_0:APB_S_PCLK
EPCS_Demo_0:INIT_APB_S_PRESET_N	EPCS_SERDES_0:APB_S_RESET_N
EPCS_Demo_0:INIT_DONE	EPCS_SERDES_0:EPCS_RESET_N
COREUART_0:WEN	FabUART_0:uart_wen
COREUART_0:OEN	FabUART_0:uart_oen
COREUART_0:DATA_IN[7:0]	FabUART_0:uart_data_out[7:0]
COREUART_0:RXRDY	FabUART_0:uart_rxrdy
COREUART_0:TXRDY	FabUART_0:uart_txrdy
COREUART_0:DATA_OUT[7:0]	FabUART_0:uart_data_in[7:0]



Table 5 • EPCS_Demo_top Interconnections (continued)

From	То
FabUART_0:rx_val	Output_select_0:Rx_val_out
FabUART_0:rx_lock	Output_select_0:Lock
FabUART_0:rx_error	Output_select_0:Rx_error
FabUART_0:error_count[5:0]	Output_select_0:Error_out[5:0]
FabUART_0:start	Output_select_0:reset_n
	AND2_0:B
	AND2_1:B
FabUART_0:switch	Output_select_0:switch
FabUART_0:clear	count_check_lane1:clr_err_counter
	prbs7_16_check_lane2:clr_err_counter
AND2_0:Y	prbs7_16_check_lane2:reset_n
AND2_1:Y	count_check_lane1:reset_n
prbs7_16_check_lane2:clk	EPCS_SERDES_0:Lane2_RX_CLK
Prbs7_16_check_lane2:data_in[19:0]	EPCS_SERDES_0:Lane2_RX_data[19:0]
count_check_lane1:error_out	Output_select_0:RX_Error_L1
count_check_lane1:lock	Output_select_0:Lock_L1
count_check_lane1:error_count[5:0]	Output_select_0:Error_In_L1[5:0]
prbs7_16_check_lane2:error_out	Output_select_0:RX_Error_L2
prbs7_16_check_lane2:lock	Output_select_0:Lock_L2
prbs7_16_check_lane2:error_count[5:0]	Output_select_0:Error_In_L2[5:0]

- 3. Right-click the **[PIN]** and select **promote to top level** to promote the following pins. To rename the pin names, right-click the pin and select **Rename Top Level Pin**.
 - COREUART_0: RX
 - FabUART_0: switch
 - FabUART_0: start
 - FabUART_0: connect_o
 - COREUART 0: TX
- 4. Hold the Ctrl key, select the following CorePCS_0 ports, right-click, and select Tie Low.
 - FORCE_DISP[1:0]
 - DSP_SEL[1:0]
- 5. Hold the Ctrl key, select the following COREUART_0 ports, right-click, and select Tie Low.
 - CSN
 - ODD_N_EVEN
 - PARITY_EN
- 6. Hold the Ctrl key, select the following **CorePCS_0** ports, right-click, and select **Tie High**.
 - WA_RSTn
- 7. Hold the Ctrl key, select the following EPCS_Demo_0 ports, right-click, and select Tie High.
 - SDIF0 PERST N
 - SDIF0 SPLL LOCK



- 8. Hold the Ctrl key, select the following COREUART_0 ports, right-click, and select Tie High.
 - BIT8
- 9. Hold the Ctrl key, select the following COREUART_0 ports, right-click, and select Mark Unused.
 - OVERFLOW
 - PARITY_ERR
 - FRAMING ERR
- For the M2GL010 device, hold the Ctrl key, select the following EPCS_Demo_0 ports, right-click, and select Mark Unused.
 - SDIF0 PHY RESET N
 - SDIF0_CORE_RESET_N
 - POWER_ON_RESET
 - HPMS_READY
 - SDIF READY
 - FAB CCC GL3
 - COMM BLK INT
 - HPMS INTM2F[15:0]
- 11. For M2S090 device, hold the Ctrl key, select the following **EPCS_Demo_0** ports, right-click, and select **Mark Unused**.
 - POWER_ON_RESET_N
 - SDIF READY
 - MSS_READY
 - SDIF0_PHY_REST_N
 - SDIF0 0 CORE RESET N
 - SDIF0_1_CORE_RESET_N
 - FAB_CCC_GL1
- 12. Hold the Ctrl key, select the following CorePCS_0 ports, right-click, and select Mark Unused.
 - EPCS PWRDN
 - EPCS TXOOB
 - EPCS_TxVAL
 - EPCS RXERR
 - INVALID_K[1:0]
 - CODE ERR N[1:0]
 - B CERR[1:0]
 - RD ERR[1:0]
- 13. Click Generate Component to generate the EPCS_Demo_top component.




Figure 41 • EPCS_Demo_top Component Generation



Figure 42 shows the Complete EPCS_Demo_top SmartDesign Canvas.




Figure 42 • Complete EPCS_Demo_top SmartDesign Canvas

Design Files

The Libero project contains all the design files required to create this project. These files can downloaded from:

http://soc.microsemi.com/download/rsc/?f=m2gl_tu0570_implementing_serdes_epcs_protocol_design_liberov11p6_df

1. The Verilog HDL source files are located in the hdl directory.




Figure 43 • hdl Directory

2. The compile and place-and-route constraints are located in the constraint or the EPCS Demo top compile.sdc file.



```
###########
  # All SERDESIF Tx and Rx clocks are constrained for 125MHz (2.5Gbps)
  # Clocks for Lanes 1 and 2
  create clock -period 8.000 -name {EPCS 2 TX CLK}\
   [get_pins {EPCS_SERDES_0/SERDES_IF_0/SERDESIF_INST:EPCS_TXCLK[0]}]
  create_clock -period 8.000 -name {EPCS_2_RX_CLK}\
   [get pins {EPCS SERDES 0/SERDES IF 0/SERDESIF INST:EPCS RXCLK[0]}]
  create_clock -period 8.000 -name {EPCS_1_TX_CLK}\
   [get_pins {EPCS_SERDES_0/SERDES_IF_0/SERDESIF_INST:EPCS_TXCLK_1}]
  create_clock -period 8.000 -name {EPCS_1_RX_CLK}\
   [get pins {EPCS SERDES 0/SERDES IF 0/SERDESIF INST:EPCS RXCLK 1}]
  ############
  #############
  # Constraints for the remainder control plane clocks in the design
  create clock -period 20.000 -name {SDIFO_CLK}\
   [get_pins {EPCS_Demo_0/EPCS_Demo_HPMS_0/MSS_ADLIB_INST:CLK_CONFIG_APB}]
  create clock -period 20.000 -name {HPMS CLK OUT}\
   [get_pins {EPCS_Demo_0/CCC_0/GL0_INST:Y}]
  # False path on clock domain crossing from data plane to control plane clocks.
  set_false_oath -from {HPMS_CLK_OUT} -to {EPCS 1 TX CLK
                    EPCS 2 TX CLK\
                    EPCS 1 RX CLK\
                    EPCS 2 RX CLK}
  set_false_path -from {EPCS_1_TX_CLK} -to {HPMS_CLK_OUT}
  set false path -from {EPCS 2 TX CLK} -to {HPMS CLK OUT}
  set_false_path -from {EPCS_1_RX_CLK} -to {HPMS_CLK_OUT}
  set_false_path -from {EPCS_2_RX_CLK} -to {HPMS_CLK_OUT}
  set_false_path -from {EPCS_1_TX_CLK} -to {EPCS_1_RX_CLK}
  3. The I/O constraints are located in the constraint/io/EPCS IGL2 EB.pdc file. This file includes
  the pin locations required to run this demo on the M2S M2GL Evaluation Kit.
  # Microsemi I/O Physical Design Constraints file
```

42 Revision 4

Auto Generated User I/O Constraints file



```
# Version: v11.2 11.2.0.26
# Family: IGLOO2, Die: M2GL010T, Package: 484 FBGA
# Date generated: Fri Jan 24 18:53:30 2014
# User Locked I/O Bank Settings
#
#
# Unlocked I/O Bank Settings
# The I/O Bank Settings can be locked by directly editing this file
# or by making changes in the I/O Attribute Editor
#
#
# User Locked I/O settings
#
#set io CLK0 \
# -pinname K1 \
# -fixed yes \
# -DIRECTION INPUT
set io RX \
-pinname G18 \
-fixed yes \
-DIRECTION INPUT
set_io TX \
-pinname H19 \
-fixed yes \
-DIRECTION OUTPUT
set_io connect_o \
-pinname H5 \
-fixed yes \
-DIRECTION OUTPUT
set_io start \
-pinname H6 \
-fixed yes \
-DIRECTION OUTPUT
set io switch \
-pinname AB15 \
-fixed yes \
-DIRECTION OUTPUT
# Dedicated Peripheral I/O Settings
#
#
# Unlocked I/O settings
# The I/Os in this section are unplaced or placed but are not locked
# the other listed attributes have been applied
```



After the pins are assigned, the I/O Editor can be opened to review the assignments.




Figure 44 • Invoke I/O Editor



Figure 45 • I/O Constraints Editor



Step 6: Generate Program Data

Click **Generate Programming Data** to complete the place-and-route, verify timing, and generate the programming file.



Figure 46 • Generate Programming Data

Export Programming File

Click **Export Programming File** to export a .stp programming file to: {LiberoProjectDirectory}\designer\EPCS_Demo_top\export




Figure 47 • Exporting Programming File





Step 7: Creating ENVM Client Using SmartFusion2

The following sections describe how to create the ARM[®] Cortex[®]-M3 firmware used to initialize the MSS and SERDESIF. The eNVM client must be uploaded with the firmware application to initialize the SERDESIF through **CoreConfigP**. The Cortex-M3 processor executes the code in eNVM after the SmartFusion2 device is reset. In this design, the eNVM client is created with the firmware application code to initialize the SERDESIF.

1. To build the firmware eNVM client, open the standalone SoftConsole IDE. The **SoftConsoleIDE Project Workspace** window is displayed, as shown in Figure 48.




Figure 48 · SoftConsole IDE Project Workspace

2. Libero builds an initial SoftConsole workspace to begin the building of an eNVM client. Start by selecting Export Firmware from Libero Manager.




Figure 49 • Export Firmware



3. Libero prompts you to build a SoftConsole workspace. Select the location to save the project, select the **Create project** check box, and click **OK** to create workspace.




Figure 50 • Create New SoftConsole Workspace

4. Import the existing project into the workspace, as shown in Figure 51.




Figure 51 • Import the Existing Project into Workspace



- a. Right-click **Project Explorer** tab on the left pane and select **Import...**. The **Import** dialog box is displayed.
- b. Select **Existing Project into Workspace** under **General** and click **Next**. The **Import Projects** dialog box is displayed.
- c. Click **Browse** to navigate to the SoftConsole project folder.
- d. Select the **EPCS_Demo_MSS_CM3_app** and **EPCS_Demo_MSS_CM3_hw_platform** check boxes under **Projects**.
- e. Select the Copy projects into workspace check box.
- f. Click Finish. The SoftConsole Workspace window is displayed, as shown in Figure 52.




Figure 52 • SoftConsole Workspace



 Hold the Ctrl key and select EPCS_Demo_MSS_CM3_app and EPCS_Demo_MSS_CM3_hw_platform projects in the Project Explorer tab. Right-click and select Build Configurations > Set Active > Release.




Figure 53 • Release Mode Option





6. Right-click EPCS_Demo_MSS_CM3_app and click Properties.




Figure 54 • Properties Option

The Properties for EPCS_Demo MSS_CM3_app window is displayed, as shown in Figure 55.




Figure 55 • Properties Window

7. In the Properties for EPCS_Demo_MSS_CM3_app window, expand C/C++ Build and select Settings.



- 8. Select **Miscellaneous** and provide the release mode linker script file to the linker by changing the 'Linker flags' field to
 - -T../../EPCS_Demo_MSS_CM3_hw_platform/CMSIS/startup_gcc/productionsmartfusion2-execute-in-place.ld, as shown in Figure 56.




Figure 56 • LD File Option

9. Click **OK** to close the **Properties for EPCS_Demo_MSS_CM3_app** window.





10. To clean and build the project, select **Project > Clean**, as shown in Figure 57.




Figure 57 • Building the SoftConsole Project





11. The **Clean** window is displayed. Click **OK** to build the SoftConsole projects, as shown in Figure 58.




Figure 58 • Clean and Build SoftConsole Project





12. SoftConsole creates a hex file in the **Release** folder under the **EPCS_Demo_MSS_CM3_app** project, as shown in Figure 59.




Figure 59 • Generated Hex File

- 13. Close the **SoftConsole** project window.
- 14. Open the Libero project and EPCS_Demo_top tab. Double-click EPCS_Demo_0 and go to System Builder Memories tab to add the eNVM data storage client.

The eNVM configurator window is displayed, as shown in Figure 60 on page 55.



15. Select Data Storage under the Available client types tab and click Add to System.




Figure 60 • System Builder - Memory eNVM

The Add Data Storage Client window is displayed, as shown in Figure 61.




Figure 61 • Add Data Storage Client

16. Enter a data storage Client Name as eNVM in the Add Data Storage Client window.



17. Browse for the .hex file generated. The generated executable image can be found in the **Release** folder under the SoftConsole project workspace, as shown in Figure 62.




Figure 62 • Selecting .hex File

18. Click **OK** to add the data storage client.




Figure 63 • Add Data Storage Client



The **Memories** window is displayed.




Figure 64 • Modify Core - eNVM

19. Save EPCS_Demo_top and regenerate the EPCS_Demo_top component by clicking Generate Component in SmartDesign.





Appendix 1: Using IGLOO2/SmartFusion2 for Customer Design

Transmitter Section

The PRBS7 generator in the transmitter section can be replaced with the customer data generator. The data generator is interfaced with the TX Interface block, as shown in Figure 1.

Receiver Section

The PRBS7 checker in the receiver section can be replaced with the data receiver in the customer design. The data receiver takes input from the RX Interface block, as shown in Figure 1.




Figure 1 • Replacing Demo Design with Customer Design

This demo is targeted to M2GL010T and M2GL025T devices, it is not required to force the assignment of a clock resource. In the larger IGLOO2/SmartFusion2 devices, Microsemi recommends using a regional clock to reduce the clock injection time into the fabric. This can be done by instantiating an RCLKINT library element on the clock outputs of SERDESIF EPCS TX_CLK and RX_CLK.

The interface blocks for the transmitter and receiver are also highly recommended to achieve timing closure. These blocks employ a scheme specifically designed for the IGLOO2 family and optimizes the interface for both setup and hold. These blocks must be used exactly from this demo design into all EPCS designs. Verilog HDL is used in this tutorial. VHDL modules are available in the SOURCE Directory.



Appendix 2: Simulating the Design

Figure 1 shows the Organize Stimulus files window.




Figure 1 • Organizing Simulation Testbench in Project

Use the following steps to simulate the design:

- 1. Copy the testbench_tb.v file to the **Stimulus** folder of the Libero project. Right-click **Simulate** and select **Organize Input files** > **Organize Stimulus Files** to setup the testbench_tb.v file for simulation
- 2. Copy the wave. do file to the Simulation folder of the Libero project.
 - Note: The wave.do and testbench_tb.v files are available in the Test benches folder of EPCS_Demo project.
- 3. Go to Project > Project Settings > waveforms and select the Include DO file check box.
- 4. Change the Simulation runtime to 2 μs using the Do File option under Project Settings.
- 5. Select vsim command under Project Settings and change the resolution to 1 ps.
- Click Save to save the settings.
- 7. Right-click Simulate in the Libero Design Flow and select Open Interactively.

The simulation for this design is done through the testbench. It simulates the high-speed serial interface block in the EPCS mode.

8. To run the simulation, double-click **Simulate** under **Verify Pre-Synthesized Design** in the **Design Flow** window of the Libero project, as shown in Figure 2.




Figure 2 • Simulating the Design

The simulation runs automatically, observe the simulation results for Lane1 and Lane2.

The simulation automatically runs from the testbench and shows data on the lanes, generates and checks the results. The simulation posts messages to the log indicating various steps of the SERDES initialization and operation. After the simulation moves to the operational phase, use **Run-all** to continue with the testbench.

After the simulation, the Simulation Waveform window is displayed, as shown in Figure 3.




Figure 3 • Simulation Waveform Window



Acceleration of SERDES EPCS Designs

The simulation example provided with this demo uses an acceleration technique to reduce the initialization time for the SERDES block. After the final SERDES register is written over the APB interface from HPMS, the SERDES block is held in reset mode for several hundred microseconds. Using a Verilog force command, the INIT_DONE output of the HPMS can be forced high after the SERDES peripheral is initialized. This code is found in the <code>testbench_tb.v</code> file and can be used in any EPCS design with a modification of the hierarchy naming.





Appendix 3: Verifying Timing using SmartTime

SmartTime is a gate-level static timing analysis tool. With SmartTime, you can perform complete timing analysis of the design to ensure that all timing constraints are met and the design operates at the desired speed with the right amount of margin across all operating conditions. Refer to the **SmartTime Users Guide** from the Libero SoC software Help.

Verify Timing

1. Right-click Verify Timing and select Open Interactively to open SmartTime.




Figure 1 • Verify Timing

The SmartTime window is displayed in Max Delay Analysis View, as shown in Figure 2.




Figure 2 • SmartTime Session

Figure 2 shows the SmartTime results. It reports any setup or hold time violations that cause design issues in the actual hardware.



Appendix 4: Status Signals

Table 1 describes the various status signals.

Table 1 • Status Signals

Status Signal	Description
Host Connection	Indicator of COM port connection on host PC. GREEN: COM port is connected. RED: COM port is disconnected.
Serial Link	Indicator of transmission link for serial data. GREEN: Link is up and running. RED: Link is down.
Rx Lock	Receiver lock. GREEN: The receiver is receiving valid and error-free data. It means that the receiver is locked to the PRBS7 sequences and the subsequent transmitted sequences can be successfully received. RED: The receiver is receiving invalid data.
Rx Error	Indicates the status of the packets received. GREEN: Received packets are error-free. RED: A corrupted packet or any error is detected in the received PRBS7 sequences.
Error Count	Gives the count of errors detected in the received PRBS sequences.
Generate Error	Used to introduce errors in the transmission for debug purposes. Injects the error in the transmitted PRBS sequence, which increments the Error Count display.
Clear Error	Sets error count to zero.





Appendix 5: Jumper Locations

Figure 1 shows the jumper locations in the IGLOO2 Evaluation Kit.




Figure 1 • IGLOO2 Evaluation Kit Silkscreen Top View

Note: The location of the jumpers in Figure 1 is searchable.

Revision 3 64



A – List of Changes

The following table shows the important changes made in this document for each revision.

Date	Changes	Page
Revision 4 (November 2015)	Updated the document for Libero v11.6 software release (SAR 73206).	NA
Revision 3 (February 2015)	Updated the document for Libero v11.5 software release (SAR 64076).	NA
Revision 2 (January 2015)	Replaced the updated IGLOO2 design files (SAR 62650).	NA
Revision 1 (October 2014)	Initial release.	NA





B – Product Support

Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services.

Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From North America, call 800.262.1060 From the rest of the world, call 650.318.4460 Fax, from anywhere in the world, 408.643.6913

Customer Technical Support Center

Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

Technical Support

For Microsemi SoC Products Support, visit http://www.microsemi.com/products/fpga-soc/design-support/fpga-soc-support.

Website

You can browse a variety of technical and non-technical information on the Microsemi SoC Products Group home page, at http://www.microsemi.com/products/fpga-soc/fpga-and-soc.

Contacting the Customer Technical Support Center

Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by email or through the Microsemi SoC Products Group website.

Email

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is soc_tech@microsemi.com.



My Cases

Microsemi SoC Products Group customers may submit and track technical cases online by going to My Cases.

Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support via email (soc_tech@microsemi.com) or contact a local sales office. Visit About Us for sales office listings and corporate contacts.

ITAR Technical Support

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc_tech@microsemi.com. Alternatively, within My Cases, select **Yes** in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the ITAR web page.







Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo,
CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Ethernet Solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,600 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.